


**MEDIUM-POWER**

**MRTL**

**INTEGRATED CIRCUITS  
MC900/MC800 SERIES**



# MEDIUM-POWER MRTL INTEGRATED CIRCUITS

## INDEX

Medium-power MRTL logic circuits are specified over two different temperature ranges. Typical gate speed is 12 ns, with power dissipation averages of 19 mW (input high) and 5.0 mW (inputs low) per logic node.

## INDEX

	Page No.
General Information	6-4
Summary of Devices Available in Metal Cans	6-6
Summary of Devices Available in Flat Packages	6-8
 <b>DEVICE SPECIFICATIONS</b>	
<b>GATES</b>	
MC903, MC803	3-Input Gates 6-12
MC907, MC807	4-Input Gates 6-15
MC929, MC829	5-Input Gates 6-17
MC914, MC814	Dual 2-Input Gates 6-19
MC915, MC815	Dual 3-Input Gates 6-21
MC925, MC825	Dual 4-Input Gates 6-23
MC992, MC892	Triple 3-Input Gates 6-25
MC924, MC824	Quad 2-Input Gates 6-27
MC971, MC871	Quad Exclusive OR Gates 6-29
 <b>BUFFERS</b>	
MC900, MC800	Buffers 6-31
MC999, MC899	Dual Buffers 6-34
MC988, MC888	Dual 3-Input Buffers (Non-Inverting) 6-36
 <b>FLIP-FLOPS</b>	
MC902, MC802	R-S Flip-Flops 6-38
MC916, MC816	J-K Flip-Flops 6-40
MC926, MC826	J-K Flip-Flops 6-44
MC974, MC874	J-K Flip-Flops 6-47
MC990, MC890	Dual J-K Flip-Flops 6-50
MC991, MC891	Dual J-K Flip-Flops 6-54
 <b>HALF-SHIFT REGISTERS</b>	
MC905, MC805	Half-Shift Registers 6-57
MC906, MC806	Half-Shift Registers without Inverter 6-60
MC983, MC883	Dual Half-Shift Registers 6-62
MC984, MC884	Dual Half-Shift Registers without Inverters 6-64
 <b>ADDERS and SUBTRACTORS</b>	
MC904, MC804	Half Adders 6-66
MC975, MC875	Dual Half-Adders 6-68
MC996, MC896	Dual Full Adders 6-70
MC997, MC897	Dual Full Subtractors 6-73
 <b>COUNTER ADAPTERS</b>	
MC901, MC801	Counter Adapters 6-76
 <b>INVERTERS</b>	
MC927, MC827	Quad Inverters 6-78
MC989, MC889	Hex Inverters 6-80
 <b>EXPANDERS</b>	
MC986, MC886	Dual 4-Input Expanders 6-82
MC985, MC885	Quad 2-Input Expanders 6-84
MC9919, MC9819	Hex Expanders 6-86

**NUMERICAL INDEX**  
(Functions and Characteristics)

V<sub>CC</sub> = 3.0 V ± 10%, T<sub>A</sub> = 25°C

Function	Type ①		Case	Output Loading Factor each output	Propagation Delay t <sub>pd</sub> ns typ	Total Power Dissipation mW typ/pkg	Page No.
	-55 to +125°C	0 to +100°C					
Buffer	MC900	MC800	72, 96	25	20	16/45 ②	6-31
Counter Adapter	MC901	MC801	96	5	22	55	6-76
R-S Flip-Flop	MC902	MC803	96	4	14	22	6-38
3-Input NDR Gate	MC903	MC803	72, 96	5	12	19/5.0 ②	6-12
Half Adder	MC904	MC804	72, 96	5	14	45	6-66
Half-Shift Register	MC905	MC805	72, 96	4	22	53	6-57
Half-Shift Register (w/o Inverter)	MC906	MC806	72, 96	4	22	36	6-60
4-Input NDR Gate	MC907	MC807	72, 96	5	12	19/5.0 ②	6-15
Dual 2-Input NDR Gate	MC914	MC814	72, 96	5	12	38/10 ②	6-19
Dual 3-Input NDR Gate	MC915	MC815	72, 96A	5	12	38/10 ②	6-21
J-K Flip-Flop	MC916	MC816	72, 96	3	35	62/54 ③	6-40
Quad 2-Input NOR Gate	MC924	MC824	83	5	12	76/20 ②	6-27
Dual 4-Input NOR Gate	MC925	MC825	83	5	12	38/10 ②	6-23
J-K Flip-Flop	MC926	MC826	72, 96A	5	35	130/65 ③	6-44
Dual Inverter	MC927	MC827	72, 96A	5	12	76/20 ②	6-78
5-Input NDR Gate	MC929	MC829	72, 96	5	12	19/5.0 ②	6-17
Dual Exclusive OR Gate	MC971	MC871	83	5	12	72	8-29
J-K Flip-Flop	MC974	MC874	96	5	35	130/65 ③	6-47
Dual Half Adder	MC975	MC875	83	5	20	90	6-68
Dual Half-Shift Register	MC983	MC883	83	4	22	110	6-62
Dual Half-Shift Register w/Inverter	MC984	MC884	83	4	22	75	6-64
Quad 2-Input Expander	MC985	MC885	83	—	12	17/— ②	6-84
Dual 4-Input Expander	MC986	MC886	83	—	12	17/— ②	6-82
Dual 3-Input Buffer, non inverting	MC988	MC888	83	25	24	128/42 ②	6-36
Hex Inverter	MC989	MC889	83	5	12	76/20 ②	6-80
Dual J-K Flip-Flop	MC990	MC890	83	3	35	124/108 ③	6-50
Dual J-K Flip-Flop	MC991	MC891	83	5	40	155/130 ③	6-54
Triple 3-Input NDR Gate	MC992	MC892	83	5	12	57/15 ②	6-25
Dual Full Adder	MC996	MC896	83	4	60	70	6-70
Dual Full Subtractor	MC997	MC897	83	4	60	70	6-73
Dual Buffer	MC999	MC899	72, 96A	25	20	32/90 ②	6-34
Hex Expander	MC9919	MC9819	83	—	12	13/— ②	6-86

① G Suffix denotes Metal Can, F suffix denotes Flat Package; i.e., MC900G = Metal Can, MC900F = Flat Package.

② Inputs High/Inputs Low

③ Only Clock Input High/Inputs Low

## GENERAL INFORMATION


## MRTL MC900/800 series




TO-99



TO-100



TO-91



TO-86

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	Rating	Unit
Input Voltage	—	$\pm 4$	Vdc
Power Supply Voltage (Pulsed $\leq 1$ s)	—	+12	Vdc
Operating Temperature Range MC900 Series MC800 Series	$T_A$	-55 to +125 0 to +100	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

### TEST CONDITION TOLERANCES

### DEFINITIONS

$$V_{AOT} = \pm 10 \text{ mV}$$

$$V_{CC} = \pm 10 \text{ mV}$$

$$V_{in} = \pm 2 \text{ mV}$$

$$V_{on} = \pm 2 \text{ mV}$$

$$V_{off} = \pm 2 \text{ mV}$$

$I_{AJ}, I_{AM},$	Minimum available output current from a device with an output loading of 3, 4, or 5.
$I_{AS}$	Output voltage not to fall below the value of $V_{in}$ .
$I_{AS}$	Minimum available output current from a buffer. Output voltage not to fall below the value of $V_{on}$ .
$I_{CEX}$	Collector current of a circuit when $V_{in}$ is applied to the output pin and $V_{off}$ is applied to the input pins.
$I_{in}$	Maximum input current drawn by one input of a gate with $V_{in}$ applied. All other gate inputs are returned to $V_{AOT}$ .
$2 I_{in}, 3 I_{in}$	Maximum input current drawn by one input of a device with 2 or 3 bases internally tied together.
$V_{AOT}$	A high-value voltage applied to an input of a device to insure saturation of the driven transistor.
$V_{CC}$	Supply voltage.
$V_{CE(sat)}$	Maximum saturation voltage with $V_{AOT}$ applied to the input.
$V_{in}$	Minimum high-level voltage applied to the input of a device.
$V_{off}$	The maximum voltage which may be applied to an input terminal without turning the transistor on.
$V_{on}$	The minimum voltage which may be applied to an input terminal that will turn the transistor on.
$V_{out}$	The maximum output voltage with $V_{on}$ applied to the input.
$V_R$	Value of external resistor connected to $V_{CC}$ for test purposes. $V_{RH}$ = highest node resistor value $V_{RL}$ = lowest node resistor value


**Release Time** The time that the J or K input data must be held after the negative-going clock input transition in order to propagate correct data.

**Set-up Time** The time that the J or K input data must be present prior to the negative-going clock input transition in order to propagate correct data.

### GENERAL RULES


- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
- A gate output connected in parallel with another output reduces the drive capability by  $\frac{1}{2}$  load. (Paralleling gate circuits requires a  $V_{CC}$  connection to only one of the gates.)
- Any number of gates may be paralleled if the input loading is increased by  $\frac{1}{4}$  load, if only one gate is connected to  $V_{CC}$ .
- If the counter adapter is paralleled with another circuit, the output drive capability must be reduced by 2 loads. The reason for this drive reduction is the 1280-ohm resistance that connects the output terminals on the counter adapter.
- All unused inputs should be returned to ground.
- When paralleling gates with  $V_{CC}$  connected, a maximum of 4 outputs may be paralleled where the input loading factor is increased by 2.33.

## OUTLINE DIMENSIONS




Pin 4 connected to case.

**TO-99**




Pin 5 connected to case.

**TO-100**



Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.

**TO-91**



Lead 1 identified by color dot or by elbow on lead. All leads electrically isolated from package.

**TO-86**

## MRTL DEVICES AVAILABLE IN METAL CANS

The logic diagrams on these two pages describe the MC900/MC800 MRTL integrated circuits available in metal cans, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of  $-55$  to  $+125^\circ\text{C}$  for the MC900 Series, and  $0$  to  $+100^\circ\text{C}$  for the MC800 Series, with  $V_{CC} = 3.0 \text{ V} \pm 10\%$ . For the TO-99 metal can,  $V_{CC}$  is applied to pin 8, with ground connected to pin 4. For the TO-100 metal can,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5.

## GATES


MC903G • MC803G  
3-Input Gate

$$6 = 1 + 2 + 3$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 19 \text{ mW (Input High)}$$

$$5 \text{ mW (Inputs Low)}$$


MC907G • MC807G  
4-Input Gate

$$6 = 1 + 2 + 3 + 5$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 19 \text{ mW (Input High)}$$

$$5 \text{ mW (Inputs Low)}$$


MC914G • MC814G  
Dual 2-Input Gate

$$7 = 1 + 2$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 38 \text{ mW (Input High)}$$

$$10 \text{ mW (Inputs Low)}$$


MC915G • MC815G  
Dual 3-Input Gate

$$4 = 1 + 2 + 3$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 38 \text{ mW (Input High)}$$

$$10 \text{ mW (Inputs Low)}$$

MC929G • MC829G  
5-Input Gate


$$7 = 1 + 2 + 3 + 5 + 6$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 19 \text{ mW (Input High)}$$

$$5 \text{ mW (Inputs Low)}$$

## INVERTERS

MC927G • MC827G  
Quad Inverter


$$9 = \bar{1}$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 76 \text{ mW (Input High)}$$

$$20 \text{ mW (Inputs Low)}$$

## BUFFERS

MC900G • MC800G  
Buffer


$$7 = \bar{3}$$

$$5 = \bar{3}$$

$$t_{pd} = 20 \text{ ns}$$

$$P_D = 16 \text{ mW (Input High)}$$

$$45 \text{ mW (Inputs Low)}$$

MC999G • MC899G  
Dual Buffer


$$t_{pd} = 20 \text{ ns}$$

$$P_D = 32 \text{ mW (Input High)}$$

$$90 \text{ mW (Inputs Low)}$$


## FLIP-FLOPS

### MC916G • MC816G J-K Flip-Flop




$t_{pd} = 30 \text{ ns}$   
 $P_D = 62 \text{ mW}$  (Only Clock Input High)  
 $54 \text{ mW}$  (Inputs Low)

### MC926G • MC826G J-K Flip-Flop



$t_{pd} = 35 \text{ ns}$   
 $P_D = 130 \text{ mW}$  (Only Clock Input High)  
 $65 \text{ mW}$  (Inputs Low)

### MC974G • MC874G J-K Flip-Flop



$t_{pd} = 35 \text{ ns}$   
 $P_D = 130 \text{ mW}$  (Only Clock Input High)  
 $65 \text{ mW}$  (Inputs Low)

### J-K FLIP-FLOP TRUTH TABLES

DIRECT INPUT  
OPERATION ①  
MC926 and  
MC826 only


$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT  
OPERATION ③  
all types

$S$	$C$	$Q$	$\bar{Q}$
$t_n$	$t_n$	$Q_n$	$\bar{Q}_n$
1	1	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

### MC902G • MC802G R-S Flip-Flop




$t_{pd} = 14 \text{ ns}$   
 $P_D = 22 \text{ mW}$

R	S	$Q_{n+1}$
0	0	$Q_n$
0	1	1
1	0	0
1	1	0

## HALF-SHIFT REGISTERS

### MC905G • MC805G Half-Shift Register




$t_{pd} = 22 \text{ ns}$   
 $P_D = 53 \text{ mW}$

$$7 = \bar{5} (1 + 2)$$

$$5 = \bar{7} (2 + 3)$$

$$6 = \bar{2}$$

### MC906G • MC806G Half-Shift Register (Without Inverter)




$t_{pd} = 22 \text{ ns}$   
 $P_D = 36 \text{ mW}$

$$7 = \bar{5} (1 + 2)$$

$$5 = \bar{7} (2 + 3)$$

## HALF ADDERS

### MC904G • MC804G Half Adder



$$7 = (1 + 2) (3 + 5)$$

$$6 = \bar{3} + \bar{5}$$

$$t_{pd} = 14$$

$$P_D = 45$$


$$\text{IF: } 3 = \bar{1}, \text{ \& } 5 = \bar{2}$$

$$\text{THEN: } 6 = 1 + 2$$

$$7 = 1 + \bar{2} + \bar{1} + 2$$

## COUNTER ADAPTERS

### MC901G • MC801G Counter Adapter



$t_{pd} = 22 \text{ ns}$   
 $P_D = 55 \text{ mW}$

$$7 = 1 + 2$$

$$5 = (\bar{1} + 2) \bar{3}$$

## MRTL DEVICES AVAILABLE IN FLAT PACKAGES

The logic diagrams on these four pages describe the MC900/MC800 MRTL integrated circuits available in flat packages, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal).


The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of  $-55$  to  $+125^\circ\text{C}$  for the MC900 Series, and  $0$  to  $+100^\circ\text{C}$  for the MC800 Series, with  $V_{CC} = 3.0 \text{ V} \pm 10\%$ . For the TO-91 flat package,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5. For the TO-86 flat package,  $V_{CC}$  is applied to pin 14, with ground connected to pin 7.

## GATES


<p><b>MC903F • MC803F</b> 3-Input Gate</p> <p><math>8 = 2 + 3 + 4</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 19 \text{ mW}</math> (Input High) 5 mW (Inputs Low)</p>	<p><b>MC907F • MC807F</b> 4-Input Gate</p> <p><math>8 = 2 + 3 + 4 + 7</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 19 \text{ mW}</math> (Input High) 5 mW (Inputs Low)</p>	<p><b>MC914F • MC814F</b> Dual 2-Input Gate</p> <p><math>9 = 2 + 3</math> <math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 38 \text{ mW}</math> (Input High) 10 mW (Inputs Low)</p>
<p><b>MC915F • MC815F</b> Dual 3-Input Gate</p> <p><math>4 = 1 + 2 + 3</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 38 \text{ mW}</math> (Input High) 10 mW (Inputs Low)</p>	<p><b>MC924F • MC824F</b> Quad 2-Input Gate</p> <p><math>3 = 1 + 2</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 76 \text{ mW}</math> (Input High) 20 mW (Inputs Low)</p>	<p><b>MC971F • MC871F</b> Quad Exclusive "OR" Gate</p>
<p><b>MC925F • MC825F</b> Dual 4-Input Gate</p> <p><math>1 = 2 + 3 + 5 + 6</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 38 \text{ mW}</math> (Input High) 10 mW (Inputs Low)</p>	<p><b>MC992F • MC892F</b> Triple 3-Input Gate</p> <p><math>6 = 3 + 4 + 5</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 57 \text{ mW}</math> (Input High) 15 mW (Inputs Low)</p>	<p><b>MC971F • MC871F</b> Quad Exclusive "OR" Gate</p>
<p><b>MC929F • MC829F</b> 5-Input Gate</p> <p><math>9 = 2 + 3 + 4 + 7 + 8</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 19 \text{ mW}</math> (Input High) 5 mW (Inputs Low)</p>	<p><b>MC992F • MC892F</b> Triple 3-Input Gate</p> <p><math>6 = 3 + 4 + 5</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 57 \text{ mW}</math> (Input High) 15 mW (Inputs Low)</p>	<p><b>MC971F • MC871F</b> Quad Exclusive "OR" Gate</p> <p><math>3 = 1 \cdot 2 + \bar{1} \cdot \bar{2}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 72 \text{ mW}</math></p>




## BUFFERS

MC900F • MC800F  
Buffer

$9 = \bar{4}$   
 $7 = \bar{4}$   
 $t_{pd} = 15 \text{ ns}$   
 $P_D = 16 \text{ mW (Input High)}$   
 $45 \text{ mW (Inputs Low)}$

MC999F • MC899F  
Dual Buffer


$3 = \bar{2}$   
 $4 = \bar{2}$   
 $t_{pd} = 15 \text{ ns}$   
 $P_D = 32 \text{ mW (Input High)}$   
 $90 \text{ mW (Inputs Low)}$

MC988F • MC888F  
Dual 3-Input Buffer  
(Non-Inverting)


$t_{pd} = 24 \text{ ns}$   
 $P_D = 128 \text{ mW (Input High)}$   
 $42 \text{ mW (Inputs Low)}$

Outputs 1, 2, or 3 may not be used simultaneously.  
 Outputs 11, 12, or 13 may not be used simultaneously.


## FLIP-FLOPS

MC916F • MC816F  
J-K Flip-Flop

$t_{pd} = 35 \text{ ns}$   
 $P_D = 62 \text{ mW (Only Clock Inputs High)}$   
 $54 \text{ mW (Inputs Low)}$

MC926F • MC826F  
J-K Flip-Flop

$t_{pd} = 35 \text{ ns}$   
 $P_D = 130 \text{ mW (Only Clock Inputs High)}$   
 $65 \text{ mW (Inputs Low)}$

MC990F • MC890F  
Dual J-K Flip-Flop

$t_{pd} = 35 \text{ ns}$   
 $P_D = 124 \text{ mW (Only Clock Inputs High)}$   
 $108 \text{ mW (Inputs Low)}$

DIRECT INPUT  
OPERATION ①


$S_D$	$C_D$	Q	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLKDCKED INPUT  
OPERATION ③  
all types

$t_n$ ④	$t_{n+1}$		
S	C	Q	$\bar{Q}$
1	1	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ⑤

J-K FLIP-FLOP TRUTH TABLES


1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

MC991F • MC891F  
Dual J-K Flip-Flop

$t_{pd} = 40 \text{ ns}$   
 $P_D = 155 \text{ mW (Only Clock Input High)}$   
 $130 \text{ mW (Inputs Low)}$

HALF ADDERS


MC904F • MC804F  
Half Adder



$9 = (2 + 3) (4 + 7)$   
 $8 = 4 + 7$   
 $t_{pd} = 14 \text{ ns}$   
 $P_D = 45 \text{ mW}$

IF:  $4 = \bar{2} \cdot \bar{7} = \bar{3}$   
THEN:  $8 = 2 \cdot 3$   
 $9 = 2 \cdot \bar{3} + \bar{2} \cdot 3$

MC975F • MC875F  
Dual Half Adder




$t_{pd} = 20 \text{ ns}$   
 $P_D = 120 \text{ mW}$

$2 = (3 + 4) (5 + 6)$   
 $1 = 5 + 6$

FULL ADDER

MC996F • MC896F  
Dual Full Adder




$C_o = ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}BC_i$   
 $S = ABC_i + A\bar{B}\bar{C}_i + \bar{A}BC_i + \bar{A}\bar{B}\bar{C}_i$   
 $t_{pd} = 60 \text{ ns}$   
 $P_D = 84 \text{ mW}$

TRUTH TABLE				
Input Logic Level			Output Logic Level	
A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

FULL SUBTRACTOR


MC997F • MC897F  
Dual Full Subtractor



$D = YXB_i + Y\bar{X}\bar{B}_i + \bar{Y}X\bar{B}_i + \bar{Y}\bar{X}B_i$   
 $B_o = \bar{Y}\bar{X}B_i + Y\bar{X}\bar{B}_i + Y\bar{X}B_i + YXB_i$   
 $t_{pd} = 60 \text{ ns}$   
 $P_D = 84 \text{ mW}$

TRUTH TABLE				
Input Logic Level			Output Logic Level	
X	Y	B <sub>i</sub>	D	B <sub>o</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


## HALF-SHIFT REGISTERS

MC905F • MC805F  
Half-Shift Register
 $t_{pd} = 22 \text{ ns}$   
 $P_D = 53 \text{ mW}$ 

$$9 = \overline{2 + 3}$$
  


$$7 = \overline{3 + 4}$$
  

$$8 = \overline{3}$$

MC906F • MC806F  
Half-Shift Register  
(Without Inverter)
 $t_{pd} = 22 \text{ ns}$   
 $P_D = 36 \text{ mW}$ 

$$9 = \overline{2 + 3}$$
  


$$7 = \overline{3 + 4}$$

MC983F • MC883F  
Dual Half-Shift Register
 $t_{pd} = 22 \text{ ns}$   
 $P_D = 140 \text{ mW}$ 

$$1 = \overline{3 (6 + 5)}$$
  

$$3 = \overline{5 (5 + 4)}$$
  

$$2 = \overline{5}$$


MC984F • MC884F  
Dual Half-Shift Register  
(Without Inverter)

$$3 = \overline{1 (4 + 5)}$$


$$1 = \overline{3 (6 + 5)}$$

 $t_{pd} = 22 \text{ ns}$   
 $P_D = 120 \text{ mW}$ 

## INVERTERS


MC927F • MC827F  
Quad Inverter
 $t_{pd} = 12 \text{ ns}$   
 $P_D = 76 \text{ mW (Input High)}$   
 $20 \text{ mW (Inputs Low)}$ 

$$9 = \overline{1}$$


MC989F • MC889F  
Hex Inverter
 $t_{pd} = 12 \text{ ns}$   
 $P_D = 76 \text{ mW (Input High)}$   
 $20 \text{ mW (Inputs Low)}$ 

$$6 = \overline{1}$$


## EXPANDERS

MC985F • MC885F  
Quad 2-Input Expander

$$3 = \overline{1 + 2}$$

 $t_{pd} = 12 \text{ ns}$   
 $P_D = 17 \text{ mW (Input High)}$   
 Negligible (Inputs Low)
MC986F • MC886F  
Dual 4-Input Expander

$$1 = \overline{2 + 3 + 5 + 6}$$

 $t_{pd} = 12 \text{ ns}$   
 $P_D = 17 \text{ mW (Input High)}$   
 Negligible (Inputs Low)
MC9919F • MC9819F  
Hex Expander

$$6 = \overline{1}$$

 $t_{pd} = 12 \text{ ns}$   
 $P_D = 13 \text{ mW (Input High)}$   
 Negligible (Inputs Low)

3-INPUT GATES MRTL MC900/800 series

3-INPUT GATES MRTL MC900/800 series

**MC903 • MC803**  
Available in TO-99 Metal Can, Add "G" Suffix.  
Available in TO-91 Flat Package, Add "F" Suffix



**MC903 • MC803**  
Available in TO-99 Metal Can, Add "G" Suffix.  
Available in TO-91 Flat Package, Add "F" Suffix

**MC903 • MC803**


**Available in TO-99 Metal Can, Add "G" Suffix.**

**Available in TO-91 Flat Package, Add "F" Suffix.**

Provides the positive logic NOR function. Individual gate elements may be paralleled or used with other logic elements for increasing the number of inputs (subject to loading rules)



SCHEMATIC	a	b	c	d	—	f	—	h
G PACKAGE (T0-99)	1	2	3	4	—	6	—	8
F PACKAGE (T0-91)	2	3	4	5	7	8	9	10

[illegible]





# ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC903	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC803	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00


Characteristic	Symbol	Pin Under Test	MC903 Test Limits							MC803 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>In</sub>	a b c	-	495 ↓	-	435 ↓	-	470 ↓	μA <sub>dc</sub> ↓	-	504 ↓	-	450 ↓	-	450 ↓	μA <sub>dc</sub> ↓	a b c	- - -	b, c a, c a, b	- - -	h ↓	d ↓
Output Current	I <sub>A5</sub>	f	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	f	-	a, b, c	h	d
Output Leakage Current	I <sub>CEX</sub>	f	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	f	-	-	a, b, c	-	d
Output Voltage	V <sub>out</sub>	f ↓	-	710 ↓	-	300 ↓	-	320 ↓	mV <sub>dc</sub> ↓	-	574 ↓	-	400 ↓	-	370 ↓	mV <sub>dc</sub> ↓	-	a b c	- - -	- - -	h ↓	d ↓
Saturation Voltage	V <sub>CE(sat)</sub>	f ↓	-	200 ↓	-	210 ↓	-	280 ↓	mV <sub>dc</sub> ↓	-	290 ↓	-	260 ↓	-	340 ↓	mV <sub>dc</sub> ↓	-	- - -	a b c	- - -	h ↓	d ↓
Switching Time	t	b+f- b-f+	-	-	-	20 28	-	-	ns ns	-	-	-	20 28	-	-	ns ns	Pulse In b b	Pulse Out f f	- -	- -	h h	d d

Pins not listed are left open  
Pins e and g omitted

TYPICAL CURVES



TEST CIRCUIT FOR NOISE THRESHOLD MEASUREMENTS





## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS										@Test Temperature		TEST VOLTAGE VALUES (Volts)										
												V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>						
										MC907	-55°C	1.014	1.014	1.50	0.710	3.00						
											+25°C	0.844	0.815	1.50	0.565	3.00						
											+125°C	0.874	0.874	1.50	0.320	3.00						
										MC807	0°C	0.909	0.909	1.50	0.574	3.00						
											+25°C	0.844	0.844	1.50	0.554	3.00						
											+100°C	0.710	0.710	1.50	0.370	3.00						
Characteristic	Symbol	Pin Under Test	MC907 Test Limits						Unit	MC807 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C			0°C		+25°C		+100°C			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max				
Input Current	I <sub>in</sub>	a b c e	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	a b c e	-	b, c, e a, c, e a, b, e a, b, c	-	h	d
			-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓		-		-	↓	↓
Output Current	I <sub>A5</sub>	f	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	f	-	a, b, c, e	h	d
Output Leakage Current	I <sub>CEX</sub>	f	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	f	-	-	a, b, c, e	-	d
Output Voltage	V <sub>out</sub>	f ↓	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	- - - -	a b c e	- - - -	- - - -	h ↓ ↓ ↓	d ↓ ↓ ↓
Saturation Voltage	V <sub>CE(sat)</sub>	f ↓	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	- - - -	- - b c e	- - - -	- - - -	h ↓ ↓ ↓	d ↓ ↓ ↓
Switching Time	t	b+f- b-f+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out				
			-	-	-	28	-	-	ns	-	-	-	28	-	-	ns	b b	f f	-	-	h h	d d





## MRTL MC900/800 series

**MC929 • MC829**

**Available in TO-99 Metal Can, Add "G" Suffix.**



**Available in TO-91 Flat Package, Add "F" Suffix.**

Provides positive logic NOR function. Individual gates may be paralleled with other logic elements for increasing the number of inputs (subject to loading rules).



SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

### SWITCHING TIME TEST CIRCUIT AND WAVEFORM



## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS																TEST VOLTAGE VALUES (Volts)							
@Test Temperature																V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>			
MC929																-55°C	1.014	1.014	1.50	0.710	3.00		
																+25°C	0.844	0.815	1.50	0.565	3.00		
																+125°C	0.674	0.674	1.50	0.320	3.00		
MC829																0°C	0.909	0.909	1.50	0.574	3.00		
																+25°C	0.844	0.844	1.50	0.554	3.00		
																+100°C	0.710	0.710	1.50	0.370	3.00		

Characteristic	Symbol	Pin Under Test	MC929 Test Limits							MC829 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	a b c e f	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	a b c e f	-	b, c, e, f a, c, e, f a, b, e, f a, b, c, f a, b, c, e	- - - - -	h ↓	d ↓
Output Current	I <sub>A5</sub>	g	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	g	-	a, b, c, e, f	h	d
Output Leakage Current	I <sub>CEX</sub>	g	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	g	-	-	a, b, c, e, f	-	d
Output Voltage	V <sub>out</sub>	g ↓	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	- - - - -	a b c e f	- - - - -	- - - - -	h ↓	d ↓
Saturation Voltage	V <sub>CE(sat)</sub>	g ↓	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	- - - - -	- - - - -	a b c e f	- - - - -	h ↓	d ↓
Switching Time	t	a+g- a-g+	-	-	-	20 28	-	-	ns ns	-	-	-	20 28	-	-	ns ns	Pulse In a a	Pulse Out g g	- - -	- - -	h h	a, c, d, e, f b, c, d, e, f

Pins not listed are left open.

MC929, MC829 (continued)

## DUAL 2-INPUT GATES



MRTL MC900/800 series

# MC914 • MC814

Available in TO-99 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.


Two 2-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

## SWITCHING TIME TEST CIRCUIT AND WAVEFORM



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC914 Test Limits							MC814 Test Limits							TEST VOLTAGE					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	APPLIED TO PINS LISTED BELOW:					
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
Input Current	I <sub>in</sub>	a b	- -	495 495	- -	435 435	- -	470 470	μA <sub>dc</sub> μA <sub>dc</sub>	- -	504 504	- -	450 450	- -	450 450	μA <sub>dc</sub> μA <sub>dc</sub>	a b	- -	b a	- -	h h	d d
Output Current	I <sub>A5</sub>	g	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	g	-	a, b	h	d
Output Leakage Current	I <sub>CEX</sub>	g	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	g	-	-	a, b	-	d
Output Voltage	V <sub>out</sub>	g g	- -	710 710	- -	300 300	- -	320 320	mV <sub>dc</sub> mV <sub>dc</sub>	- -	574 574	- -	400 400	- -	370 370	mV <sub>dc</sub> mV <sub>dc</sub>	- -	a b	- -	- -	h h	d d
Saturation Voltage	V <sub>CE(sat)</sub>	g g	- -	200 200	- -	210 210	- -	280 280	mV <sub>dc</sub> mV <sub>dc</sub>	- -	290 290	- -	260 260	- -	340 340	mV <sub>dc</sub> mV <sub>dc</sub>	- -	- -	a b	- -	h h	d d
Switching Time	t	a+g- a-g+	- -	- -	- -	20 28	- -	- -	ns ns	- -	- -	- -	20 28	- -	- -	ns ns	Pulse In a	Pulse Out g	- -	- -	h h	d d

Ground inputs of gate not under test.

Other pins not listed are left open.

@Test  
Temperature



MC914 { -55°C  
+25°C  
+125°C  
MC814 { 0°C  
+25°C  
+100°C

**MC915 • MC815**



Available in TO-100 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

Two 3-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



"F" PACKAGE AND "G" PACKAGE  
 PIN-OUTS ARE THE SAME

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

# ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC915	−55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.874	0.674	1.50	0.320	3.00
MC815	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00


Characteristic	Symbol	Pin Under Test	MC915 Test Limits							MC815 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			−55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1 2 3	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	1 2 3	-	2, 3 1, 3 1, 2	-	10	5
Output Current	I <sub>A5</sub>	4	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	4	-	1, 2, 3	10	5
Output Leakage Current	I <sub>CEX</sub>	4	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	4	-	-	1, 2, 3	-	5
Output Voltage	V <sub>out</sub>	4 ↓	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	1 2 3	-	-	10	5
Saturation Voltage	V <sub>CE(sat)</sub>	4 ↓	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	1 2 3	-	10	5
Switching Time	t	2+4- 2-4+	-	-	-	20 28	-	-	ns ns	-	-	-	20 28	-	-	ns ns	Pulse In	Pulse Out			10 10	5 5
			-	-	-	-	-	-	-	-	-	-	-	-	-	-	2 2	4 4				

Ground inputs of gate not under test. Other pins not listed are left open.

**Available in TO-86 Flat Package, Add "F" Suffix.**

TYPICAL RESISTANCE  
VALUES

$R1 = 450\ \Omega$   
 $R2 = 640\ \Omega$



# ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC925	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC825	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC925 Test Limits							MC825 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	2 3 5 6	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	2 3 5 6	-	3, 5, 6 2, 5, 6 2, 3, 6 2, 3, 5	-	14	7
Output Current	I <sub>A5</sub>	1	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	1	-	2, 3, 5, 6	14	7
Output Leakage Current	I <sub>CEX</sub>	1	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	1	-	-	2, 3, 5, 6	-	7
Output Voltage	V <sub>out</sub>	1 ↓	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	2 3 5 6	-	-	14	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7
Saturation Voltage	V <sub>CE(sat)</sub>	1 ↓	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	2 3 5 6	-	14	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7
Switching Time	t	3+1- 3-1+	-	-	-	20 28	-	-	ns ns	-	-	-	20 28	-	-	ns ns	Pulse In	Pulse Out	-	-	14 14	2, 5, 6, 7 2, 5, 6, 7

Ground inputs of gate not under test. Other pins not listed are left open.




**Available in TO-86 Flat Package, Add "F" Suffix.**

Diagram illustrating the internal structure of a 14-pin D-type flip-flop, showing the arrangement of NAND gates and inverters, and the typical resistance values for the resistors used.

**TYPICAL RESISTANCE VALUES**

$R1 = 450 \Omega$

$R2 = 640 \Omega$



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

ELECTRICAL CHARACTERISTICS										@Test Temperature		TEST VOLTAGE VALUES (Volts)					Gnd					
Characteristic	Symbol	Pin Under Test	MC992 Test Limits						MC892 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			-55°C		+25°C		+125°C		Unit			0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>
Input Current	I <sub>in</sub>	3 4 5	- - -	495 ↓ -	- - -	435 ↓ -	- - -	470 ↓ -		μA <sub>dc</sub> ↓ -	- - -	504 ↓ -	- - -	450 ↓ -	- - -	450 ↓ -	μA <sub>dc</sub> ↓ -		3 4 5	- - -	4, 5 3, 5 3, 4	- - -
Output Current	I <sub>A5</sub>	6	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	8	-	3, 4, 5	14	7
Output Leakage Current	I <sub>CEX</sub>	6	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	8	-	-	3, 4, 5	-	7
Output Voltage	V <sub>out</sub>	8 ↓	- - -	710 ↓ -	- - -	300 ↓ -	- - -	320 ↓ -	mV <sub>dc</sub> ↓ -	- - -	574 ↓ -	- - -	400 ↓ -	- - -	370 ↓ -	mV <sub>dc</sub> ↓ -	- - -	3 4 5	- - -	- - -	14 ↓ -	4, 5, 7 3, 5, 7 3, 4, 7
Saturation Voltage	V <sub>CE(sat)</sub>	6 ↓	- - -	200 ↓ -	- - -	210 ↓ -	- - -	280 ↓ -	mV <sub>dc</sub> ↓ -	- - -	290 ↓ -	- - -	260 ↓ -	- - -	340 ↓ -	mV <sub>dc</sub> ↓ -	- - -	- - 5	- 4 -	- - -	14 ↓ -	4, 5, 7 3, 5, 7 3, 4, 7
Switching Time	t	4+6- 4-6+	- -	- -	- -	20 28	- -	- -	ns ns	- -	- -	- -	20 28	- -	- -	ns ns	Pulse In 4 4	Pulse Out 6 6	- -	- -	14 14	3, 5, 7 3, 5, 7

Ground inputs of gates not under test. Other pins not listed are left open.

@Test Temperature



MC992 { -55°C  
+25°C  
+125°C  
MC892 { 0°C  
+25°C  
+100°C

TEST VOLTAGE VALUES (Volts)					
V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
1.014	1.014	1.50	0.710	3.00	
0.844	0.815	1.50	0.565	3.00	
0.674	0.674	1.50	0.320	3.00	
0.909	0.909	1.50	0.574	3.00	
0.844	0.844	1.50	0.554	3.00	
0.710	0.710	1.50	0.370	3.00	


# MC924 • MC824

Available in TO-86 Flat Package, Add "F" Suffix.

This gate element consists of four 2-input positive logic NOR gate circuits in a single package. The gate circuits may be used independently, or connected together to form flip-flops or non-inverting gates.



## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



# ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

ELECTRICAL CHARACTERISTICS																	TEST VOLTAGE VALUES (Volts)					Gnd	
																	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
																	@Test Temperature						
Characteristic	Symbol	Pin Under Test	MC924 Test Limits							MC824 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	1 2	- -	495 495	- -	435 435	- -	470 470	μA <sub>dc</sub> μA <sub>dc</sub>	- -	504 504	- -	450 450	- -	450 450	μA <sub>dc</sub> μA <sub>dc</sub>	1 2	- -	2 1	- -	14 14		7 7
Output Current	I <sub>A5</sub>	3	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	3	-	-	1, 2	14		7
Output Leakage Current	I <sub>CEX</sub>	3	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	-	3	-	1, 2	-		7
Output Voltage	V <sub>out</sub>	3 3	- -	710 710	- -	300 300	- -	320 320	mV <sub>dc</sub> mV <sub>dc</sub>	- -	574 574	- -	400 400	- -	370 370	mV <sub>dc</sub> mV <sub>dc</sub>	- -	1 2	- -	- -	14 14		2, 7 1, 7
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- -	200 200	- -	210 210	- -	280 280	mV <sub>dc</sub> mV <sub>dc</sub>	- -	290 290	- -	260 260	- -	340 340	mV <sub>dc</sub> mV <sub>dc</sub>	- -	- -	1 2	- -	14 14		2, 7 1, 7
Switching Time	t	1+3- 1-3+	- -	- -	- -	20 28	- -	- -	ns ns	- -	- -	- -	20 28	- -	- -	ns ns	Pulse In	Pulse Out	- -	- -	14 14		2, 7 2, 7
																	1 1	3 3					

Ground inputs of gates not under test. Other pins not listed are left open.





# QUAD EXCLUSIVE OR GATES

MRTL MC900/800 series

## MC971 • MC871

Available in TO-86 flat package, add "F" suffix

Four gate arrays designed to provide the Exclusive OR function. The output is high only if one input is high and all other inputs are low.



POSITIVE LOGIC  
3 = 1·2 + 1·2

$t_{pd} = 12 \text{ ns typ}$   
 $P_D = 72 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES  
MRTL LOADING FACTOR

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate.  
The other gates are tested in the same manner.

@Test Temperature		TEST VOLTAGE VALUES (Volts)				
		$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$
MC971	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.944	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC871	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC971 Test Limits						MC871 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd			
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>		V <sub>on</sub>			V <sub>off</sub>		V <sub>CC</sub>
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	1	2		1	2	
Input Current	I <sub>in</sub>	1 2	-	990	-	870	-	940	μAdc	-	1008	-	900	-	900	μAdc	1	-	-	2	1	14	7	
Output Current	I <sub>AS</sub>	3 3	2.47	-	2.54	-	2.35	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	1,3	-	2	1	14	7		
Output Voltage	V <sub>out</sub>	3 3	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	-	-	1,2	-	14	7	
Switching Time	t	1-3- 1-3- 2-3- 2-3-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	Pulse In	1 2 2 2	2 2 2 2	Pulse Out	3 3 3 3	- - 1 1	14 14 14 14	7 7 7 7	

Ground inputs of gates not under test. Other pins not listed are left open.

|





# BUFFERS

PLASTIC MRTL MC700P/800P series

## MC900 • MC800

Available in TO-99 metal can, add "G" suffix.  
Available in TO-91 flat package, add "F" suffix.

The buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms, and various multivibrator applications.





Outputs e and g may not be used simultaneously

### PIN CONNECTIONS

SCHEMATIC	a	—	c	d	e	—	g	h
G PACKAGE (TO-99)	1	—	3	4	5	—	7	8
F PACKAGE (TO-91)	.2	3	4	5	7	8	9	10

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS										TEST VOLTAGE VALUES										
										@Test Temperature						(Volts)				(Ohms)
										V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *					
MC900	{	-55°C	1.014	1.014	1.50	0.710	3.00	880												
		+25°C	0.844	0.815	1.50	0.565	3.00	680												
		+125°C	0.674	0.674	1.50	0.320	3.00	880												
MC800	{	0°C	0.909	0.909	1.50	0.574	3.00	680												
		+25°C	0.844	0.844	1.50	0.554	3.00	680												
		+100°C	0.710	0.710	1.50	0.370	3.00	880												

Characteristic	Symbol	Pin Under Test	MC900 Test Limits							MC800 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	2 I <sub>In</sub>	c	-	990	-	870	-	940	μA <sub>dc</sub>	-	1010	-	900	-	900	μA <sub>dc</sub>	c	-	-	-	h	-	d
Output Current	I <sub>AB</sub>	e	12.4	-	12.7	-	11.8	-	mA <sub>dc</sub>	12.6	-	11.9	-	11.25	-	mA <sub>dc</sub>	-	e	-	c	h	-	d
	I <sub>A5</sub>	g	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	g	-	c	h	-	d
Output Voltage	V <sub>out</sub>	e	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	c	-	-	h	e	d
		g	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	c	-	-	h	-	d
Saturation Voltage	V <sub>CE(sat)</sub>	e	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	c	-	h	e	d
		g	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	c	-	h	-	-
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	a, h	-	↓
Switching Time	t	c+e- c-e+ c+g- c-g+	-	-	-	30	-	-	ns	-	-	-	30	-	-	ns	Pulse In	Pulse Out					
			-	-	-	45	-	-	-	-	-	45	-	-	-	-	c	e	-	-	h	-	d
			-	-	-	28	-	-	-	-	-	28	-	-	-	-	↓	e	-	-	↓	-	↓
			-	-	-	32	-	-	-	↓	-	-	-	32	-	-	↓	g	-	-	↓	-	↓


Pins not listed are left open.

\* Resistor Value to V<sub>CC</sub>


@Test Temperature		TEST VOLTAGE VALUES					
		(Volts)					(Ohms)
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>
MC900	-55°C	1.014	1.014	1.50	0.710	3.00	880
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	880
MC800	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	880




SWITCHING CHARACTERISTICS



INPUT CURRENT




AVAILABLE OUTPUT CURRENT




OUTPUT VOLTAGE


FAN-OUT = 1




FAN-OUT = 6



FAN-OUT = 15



FAN-OUT = 25



## DUAL BUFFERS


MRTL MC900/800 series

# MC999 • MC899


Available in TO-100 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

The dual buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms and various multivibrator applications.




"F" PACKAGE AND "G" PACKAGE  
PIN-OUTS ARE THE SAME



Outputs 3 and 4 may  
not be used simultaneously  
Outputs 9 and 6 may  
not be used simultaneously

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

@Test Temperature		TEST VOLTAGE VALUES					
		(Volts)					(Ohms)
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *
MC999	-55°C	1.014	1.014	1.50	0.710	3.00	680
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	680
MC899	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	680


Characteristic	Symbol	Pin Under Test	MC999 Test Limits							MC899 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							Grd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								Min	
Input Current	2 I <sub>In</sub>	2	-	990	-	870	-	940	μA <sub>dc</sub>	-	1010	-	900	-	900	μA <sub>dc</sub>	2	-	-	-	10	-	5	
Output Current	I <sub>A5</sub>	3	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	3	-	2	10	-	5	
	I <sub>AB</sub>	4	12.4	-	12.7	-	11.8	-	mA <sub>dc</sub>	12.6	-	11.9	-	11.25	-	mA <sub>dc</sub>	-	4	-	2	10	-	5	
Output Voltage	V <sub>out</sub>	3	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	2	-	-	10	-	5	
		4	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	2	-	-	10	4	5	
Saturation Voltage	V <sub>CE(sat)</sub>	3	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	2	-	10	-	5	
		3	-		-		-		-	-		-		-		-	-	-	-	1, 10	-			
		4	-	↓	-	↓	-	↓	-	-	↓	-	↓	-	↓	-	-	-	2	-	10	4	↓	
Switching Time	t	2+3- 2-3+ 2+4- 2-4+	-	-	-	28	-	-	ns	-	-	-	28	-	-	ns	Pulse In	Pulse Out	-	-	-	-		
			-	-	-	32	-	-	-	-	-	-	32	-	-	-	2	3	-	-	↓	-	5	
			-	-	-	30	-	-	-	-	-	-	30	-	-	-		4	-	-		-		
			-	-	-	45	-	-	-	-	-	-	45	-	-	-	↓	4	-	-	↓	-	↓	
			-	-	-		-		-		-	-		-		-		-	-	-	-		-	

Ground inputs of buffer not under test. Other pins not listed are left open.


\* Resistor value to V<sub>CC</sub>

## MC988 • MC888

Available in TO-86 Flat Package, Add "F" Suffix.




Two 3-input positive logic NOR gates, each followed by an inverting and a non-inverting high fan-out amplifier, are provided in a single package. For each section, the output from each stage is available. If more than one output is used, however, the full loading factors cannot be employed since each output provides the drive for the succeeding stage.



Outputs 1, 2, or 3 may not be used simultaneously.  
Outputs 11, 12, or 13 may not be used simultaneously.

### SWITCHING TIME TEST CIRCUIT AND WAVEFORM



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

		TEST VOLTAGE VALUES									
		(Volts)					(Ohms)				
@ Test Temperature			V <sub>in</sub>	V <sub>on</sub>	V <sub>BO<sub>T</sub></sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *			
MC988	{	-55°C	1.014	1.014	1.50	0.710	3.00	680			
		+25°C	0.844	0.815	1.50	0.565	3.00	680			
		+125°C	0.674	0.674	1.50	0.320	3.00	680			
MC888	{	0°C	0.909	0.909	1.50	0.574	3.00	680			
		+25°C	0.844	0.844	1.50	0.554	3.00	680			
		+100°C	0.710	0.710	1.50	0.370	3.00	680			

Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BO<sub>T</sub></sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *			
Min	Max										Gnd
-	450	μA <sub>dc</sub>	4	-	5, 6	-	14	-	7		
-	↓	↓	5	-	4, 6	-	↓	-	↓		
-			6	-	4, 5	-		-			
1.25	-	mA <sub>dc</sub>	-	1	-	3	14	-	7, 11		
2.25	-	↓	-	2	-	3	↓	-	7, 11		
1.35	-	↓	-	3	-	4, 5, 6	↓	-	7		
-	370	mV <sub>dc</sub>	-	3	-	-	14	1	4, 5, 6, 7, 11		
-	↓	↓	-	3	-	-	↓	-	4, 5, 6, 7, 11		
-			-	6	-	-		-	4, 5, 7		
-			-	5	-	-		-	4, 6, 7		
-	↓	↓	-	4	-	-	↓	-	5, 6, 7		
-	340	mV <sub>dc</sub>	-	-	3	-	14	1	4, 5, 6, 7, 11		
-	↓	↓	-	-	3	-	↓	-	4, 5, 6, 7, 11		
-			-	-	6	-		-	4, 5, 7		
-			-	-	5	-		-	4, 6, 7		
-	↓	↓	-	-	4	-	↓	-	5, 6, 7		
-				Pulse In	Pulse Out						
-	-	ns	4	1	-	-	14	-	5, 6, 7		
-	-	↓	4	1	-	-	↓	-	↓		
-	-		4	2	-	-		-			
-	-		4	2	-	-		-			
-	-		4	3	-	-		-			
-	-	↓	4	3	-	-	↓	-	↓		

Ground inputs of buffer not under test.

Other pins not listed are left open.


\* Resistor Value to V<sub>CC</sub>.

## R-S FLIP-FLOPS


MRTL MC900/800 series

### MC902 • MC802

Available in TO-99 Metal Can, Add "G" Suffix




This flip-flop is formed by internally cross-coupling two basic RTL NOR gates.



R	S	$Q^{n+1}$
0	0	$Q^n$
0	1	1
1	0	0
1	1	0

### SWITCHING TIME TEST CIRCUIT AND WAVEFORM



# ELECTRICAL CHARACTERISTICS

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC902	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC802	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test	MC902 Test Limits							MC802 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	1	-	5	-	8	4
		3	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	3	-	7	-	8	4
Output Current	I <sub>A4</sub>	5	1.98	-	2.19	-	1.88	-	mA <sub>dc</sub>	2.02	-	2.05	-	1.80	-	mA <sub>dc</sub>	-	5	1	3	8	4
		7	1.98	-	2.19	-	1.88	-	mA <sub>dc</sub>	2.02	-	2.05	-	1.80	-	mA <sub>dc</sub>	-	7	3	1	8	4
Output Voltage	V <sub>out</sub>	5	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	3	1	-	8	4
		5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	7	-	-	-	-	-
		7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	3	-	-	-	-
		7	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	5	-	-	↓	↓
Saturation Voltage	V <sub>CE(sat)</sub>	5	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	1,3	-	8	4
		5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-	4,5 †	-
		7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1,3	-	-	4	-
		7	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	3	-	↓	4,7 †
Switching Time	t	1+7-1-7+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out	-	-	8	4
			-	-	-	30	-	-	ns	-	-	-	30	-	-	ns	1	7	-	-	8	4


Pins 2 and 6 omitted. Other pins not listed are left open. † Silicon Diode to Ground

## J-K FLIP-FLOPS


MRTL MC900/800 series

### MC916 • MC816

Available in TO-99 Metal Can, Add "G" Suffix  
Available in TO-91 Flat Package, Add "F" Suffix



J-K flip-flop with a direct clear input in addition to the clocked input.



CLOCKED INPUT OPERATION ①

$t_n$ ②		$t_{n+1}$ ②	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

① Direct input ( $C_D$ ) must be low.

② The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .

③  $Q_n$  is the state of the Q output in the time period  $t_n$ .

PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10



ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS																	TEST VOLTAGE VALUES (Volts)					Gnd																				
																	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>																					
																	@ Test Temperature																									
MC916	{		-55°C						+25°C						+125°C																											
			1.014						0.844						0.674					0.909																						
			1.014						0.815						0.674					0.909																						
MC816	{		0°C						+25°C						+100°C																											
			0.909						0.844						0.710					0.844																						
			0.909						0.844						0.710					0.844																						
																	0.710						0.710					1.50					0.370					0.554				

Characteristic	Symbol	Pin Under Test	MC916 Test Limits						MC816 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C									
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>			
Input Current	I <sub>in</sub> 2 I <sub>in</sub> I <sub>in</sub>	a	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	a	-	e	-	h	d
		b	-	990	-	870	-	940	↓	-	1010	-	900	-	900	↓	b	-	a, c, g	-	↓	↓
		c	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	c	-	g	-	↓	↓
		f	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	f	-	e	-	↓	↓
Output Current	I <sub>A3</sub>	e	1.48	-	1.52	-	1.41	-	mA <sub>dc</sub>	1.51	-	1.43	-	1.35	-	mA <sub>dc</sub>	-	e	a, f	-	h	d
		e	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	↓	-	e, f	a	-	↓	d
		g	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	↓	-	g	c	f	↓	d, e †
Output Voltage	V <sub>out</sub>	g	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	f	-	-	h	-
		gi#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	a, c	-	-	↓	d, e
		gi\$	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	c	-	a	↓	d, f
Saturation Voltage	V <sub>CE(sat)</sub>	e	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	-	f	h	d, e †
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	↓	d, e
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	↓	d, g †
Turn-On Voltage	V <sub>on</sub>	gi\$	1014	-	815	-	674	-	mV <sub>dc</sub>	909	-	844	-	710	-	mV <sub>dc</sub>	-	a, c	-	-	h	d, f
		gi	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	a	-	c	↓	-
		gi#*	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	-	-	a, c	↓	-

† Silicon Diode to Ground

\* MC916 pin g loaded by: 1.52 mA<sub>dc</sub> (+25°C) , MC816 pin g loaded by: 1.42 mA<sub>dc</sub> (+25°C)  
 1.48 mA<sub>dc</sub> (-55°C) , 1.51 mA<sub>dc</sub> (0°C)  
 1.41 mA<sub>dc</sub> (+125°C) , 1.35 mA<sub>dc</sub> (+100°C)

Pins not listed are left open.

‡ Pin b = Clock pulse to pin b (see Figure 1).

\$ Pin e = LOW } Set by a momentary ground prior to the application  
 # Pin g = LOW } of the negative-going Clock Pulse.

# MC916, MC816 (continued)

FIGURE 1 — CLOCK PULSE DEFINITION





FIGURE 2 — TOGGLE MODE TEST CIRCUIT



## SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME




FIGURE 3B — SET-UP AND RELEASE TIME





FIGURE 3C — TEST CIRCUIT




## SWITCHING TIMES

Test	Figure No.	Maximum Over Full Temperature Range (ns)
$t_{r-o-}$	3A, 3C	60
$t_{r-o+}$	3A, 3C	60
$t_{r-o-}$	3A, 3C	100
$t_{r-o+}$	3A, 3C	100
$t_{s+}$	3B, 3C	50
$t_{s-}$	3B, 3C	50
$t_{r-s+}$	3B, 3C	50
$t_{r-s-}$	3B, 3C	50
$t_{c-p+}$	4	50
$t_{c-p-}$	4	90







1. Change of state occurs on trailing edge of clock pulse.  
2. With a high level on  $C_{in}$  and with the proper SET and CLEAR inputs for a low level at  $\bar{Q}$ ,  $\bar{Q}$  will be high except for a short period after the negative going edge of a clock pulse.  $\bar{Q}$  will go low for up to 50 ns, and then return to a high level within 100 ns after a negative clock transition.

FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME



## TYPICAL CURVES


TYPICAL PROPAGATION DELAY TIME

 $t_{r-\phi-}$  and  $t_{r-\phi+}$ TOGGLE FREQUENCY  
VARIATIONS WITH FAN-OUT  
AND  $V_{CC}$  $t_{r-\phi-}$  and  $t_{r-\phi+}$ VARIATIONS WITH  $V_{CC}$   
AND TEMPERATURE $t_{C_D+\phi+}$  and  $t_{C_D+\phi-}$ VARIATIONS WITH LOAD CAPACITANCE  
AND TEMPERATURE

**MC926 • MC826**

Available in TO-100 Metal Can, Add "G" Suffix  
Available in TO-91 Flat Package, Add "F" Suffix

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



$t_{pd} = 35 \text{ ns typ}$   
 $P_D = 130 \text{ mW typ (Only Clock Input High)}$   
 $65 \text{ mW typ (Inputs Low)}$

DIRECT INPUT OPERATION①


$S_D$	$C_D$	Q	$\bar{Q}$
0	0	②	③
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION④

$t_n$ ④	C	$t_{n+1}$ ④	Q	$\bar{Q}$
1	1	$Q_n$ ⑤	$Q_n$	$\bar{Q}_n$
1	0	1	1	0
0	1	0	1	1
0	0	$\bar{Q}_n$	$\bar{Q}_n$	$Q_n$ ⑤

- ① Clock (T) to remain unchanged.
- ② The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
- ③ Direct inputs ( $C_D$  and  $S_D$ ) must be low.
- ④ The time period prior to the negative transistor of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
- ⑤  $Q_n$  is the state of the Q output in the time period  $t_n$ .

"F" PACKAGE AND "G" PACKAGE  
PIN-OUTS ARE THE SAME.

TYPICAL RESISTANCE  
VALUES


$R1 = 600 \Omega$     $R5 = 550 \Omega$   
 $R2 = 2 \text{ k}\Omega$     $R6 = 900 \Omega$   
 $R3 = 640 \Omega$     $R7 = 700 \Omega$   
 $R4 = 300 \Omega$     $R8 = 3 \text{ k}\Omega$

## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS										@Test Temperature		TEST VOLTAGE VALUES (Volts)					Gnd					
												V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>						
MC926	{	-55°C	1.014	1.014	1.50	0.710	3.00															
		+25°C	0.844	0.815	1.50	0.565	3.00															
		+125°C	0.674	0.674	1.50	0.320	3.00															
MC826	{	0°C	0.909	0.909	1.50	0.574	3.00															
		+25°C	0.844	0.844	1.50	0.554	3.00															
		+100°C	0.710	0.710	1.50	0.370	3.00															
Characteristic	Symbol	Pin Under Test	MC926 Test Limits							MC826 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	1	-	-	-	10	5
	I <sub>in</sub>	2	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	2	-	8	-	↓	↓
	2 I <sub>in</sub>	3	-	990	-	870	-	940	↓	-	1010	-	900	-	900	↓	3	-	2, 4	-	↓	↓
	I <sub>in</sub>	4	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	4	-	1	-	↓	↓
	I <sub>in</sub>	8	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	8	-	-	-	↓	↓
Output Current	I <sub>A5</sub>	7	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	7, 8	1	-	10	5
		9	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	1, 9	8	-	10	5
Saturation Voltage	V <sub>CE(sat)</sub>	7	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	1	-	8	10	5
		7# <sub>↑</sub>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2	-	4	↓	↓
		7# <sub>↓</sub>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	2, 4	↓	↓
		7s <sub>↑</sub>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2, 4	-	1	↓	↓
		9	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	8	-	4	↓	↓
		9s <sub>↑</sub>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	2	↓	↓
		9# <sub>↑</sub>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2, 4	-	-	↓	↓
		9# <sub>↓</sub>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	2, 4	↓	↓
		9s <sub>↓</sub>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	↓	↓

# MC926, MC826 (continued)

FIGURE 1 — CLOCK PULSE DEFINITION



## SEQUENCE OF EVENTS:

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical, however should be less than  $1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TOGGLE MODE TEST CIRCUIT

$f = 8 \text{ MHz}$   
DUTY CYCLE = 25% to 75%  
 $t_r$  &  $t_f \leq 10 \text{ ns}$   
1.0 V  
0

Frequency at  $TP_{out}$  should be  $\frac{1}{2}$  the frequency at  $TP_{in}$ .

MC826		
$T_A$	$V_L$	$V_H$
25°C	0.554 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

All voltages  $\pm 10 \text{ mV}$

MC926		
$T_A$	$V_L$	$V_H$
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.724 V

## SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME





FIGURE 3B — SET-UP AND RELEASE TIME



For definitions of set-up and release times, see General Information Section

FIGURE 3C — TEST CIRCUIT

$f = 1.0 \text{ MHz}$   
 $1.0 \text{ ns} < \text{PW} < 200 \text{ ns}$   
DUTY CYCLE = 50%

CIRCUIT LOAD	C*	R
Heavy	100 pF	90 $\Omega$
Light	15 pF	450 $\Omega$

\*Includes jig and probe capacitance

PULSE HIGH OR LOW AS APPLICABLE

0 = 1N3063 OR EQUIVALENT


## SWITCHING TIMES

Test	Figure No.	Over Full Temperature Range (ns)	
		Minimum	Maximum
$t_{r-Q-}$	3A, 3C	25#	90
$t_{f-Q-}$	3A, 3C	25#	90
$t_{r-Q+}$	3A, 3C	25#	90
$t_{f-Q+}$	3A, 3C	25#	90
$t_{s+}$	3B, 3C	—	50
$t_{s-}$	3B, 3C	—	30
$t_{c+}$	3B, 3C	—	50
$t_{c-}$	3B, 3C	—	30
$t_{r-s+}$	3B, 3C	—	0*
$t_{r-s-}$	3B, 3C	—	+5*
$t_{r-c+}$	3B, 3C	—	0*
$t_{r-c-}$	3B, 3C	—	+5*
$t_{c-Q+}$ or $t_{s-Q+}$ to output -	4	—	90
$t_{c-Q-}$ or $t_{s-Q-}$ to output +	4	—	70

# Lightly loaded

\* Negative switching time means the inputs can momentarily change before the clock pulse transition.

FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME




# J-K FLIP-FLOPS

MRTL MC900/800 series

## MC974 • MC874

Available in TO-99 metal can, add "G" suffix.


J-K flip-flop with a direct clear input in addition to the clocked inputs.



CLOCKED INPUT OPERATION<sup>③</sup>

$t_n$ ②		$t_{n+1}$ ③	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

- ① Direct input ( $C_D$ ) must be low.
- ② The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
- ③  $Q_n$  is the state of the Q output in the time period  $t_n$ .



TYPICAL RESISTANCE VALUES

R1 = 600 $\Omega$	R5 = 700 $\Omega$
R2 = 300 $\Omega$	R6 = 900 $\Omega$
R3 = 550 $\Omega$	R7 = 2k $\Omega$
R4 = 640 $\Omega$	R8 = 3k $\Omega$


## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS																TEST VOLTAGE VALUES (Volts)					Gnd			
																V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>				
																@Test Temperature								
																MC974								
																-55°C	+25°C	+125°C						
																0.014	0.014	1.50	0.710	3.00				
																0.844	0.815	1.50	0.565	3.00				
																0.674	0.874	1.50	0.320	3.00				
																MC874								
																0°C	+25°C	+100°C						
																0.909	0.909	1.50	0.574	3.00				
																0.844	0.844	1.50	0.554	3.00				
																0.710	0.710	1.50	0.370	3.00				
																TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
																V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>				
Characteristic	Symbol	Pin Under Test	MC974 Test Limits						MC874 Test Limits															
			-55°C		+25°C		+125°C			0°C		+25°C		+100°C										
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min	Max	Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>		V <sub>CC</sub>		
Input Current	I <sub>In</sub>	1	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	1	-	6	-		8	4	
	2 I <sub>In</sub> *	2	-	990	-	870	-	940	↓	-	1008	-	900	-	900	↓	2	-	1, 3	-		↓	↓	
	I <sub>In</sub>	3 Δ	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	3	-	-	-		↓	↓	
	I <sub>In</sub>	8	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	8	-	-	-		↓	↓	
Output Current	I <sub>A5</sub>	5 7 Δ	2.47 2.47	-	2.54 2.54	-	2.35 2.35	-	mA <sub>dc</sub> mA <sub>dc</sub>	2.52 2.52	-	2.38 2.38	-	2.25 2.25	-	mA <sub>dc</sub> mA <sub>dc</sub>	-	5, 6 7	-	-		8 8	4 4	
Saturation Voltage	V <sub>CE(sat)</sub>	5‡§	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	1	-	3		8	4	
		5‡§	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	1, 3		↓	↓	
		5Δ§	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	1, 3	-	-		-	↓	↓
		7Δ	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	6	-	-		-	↓	↓
		7‡§	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	1, 3	-	-		1	↓	↓
		7Δ§	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	3	-	-		↓	↓	↓
		7Δ§	-	↓	-	↓	-	↓	↓	↓	-	↓	-	↓	-	↓	↓	-	-	1, 3		↓	↓	↓



MC974, MC874 (continued)


FIGURE 1 — CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS:

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical, however should be less than 1.0  $\mu$ s.
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TGGLE MODE TEST CIRCUIT



MC874		
$T_A$	$V_L$	$V_H$
25°C	0.554 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

MC974		
$T_A$	$V_L$	$V_H$
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.724 V

All voltages  $\pm 10$  mV

SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLCK-TD-OUTPUT PROPAGATION DELAY TIME






FIGURE 3B — SET-UP AND RELEASE TIME



For definitions of set-up and release times, see General Information Section.

FIGURE 3C — TEST CIRCUIT



CIRCUIT LOAD	$C^*$	$R$
Heavy	100 pF	90 $\Omega$
Light	15 pF	450 $\Omega$


\*Includes jig and probe capacitance

SWITCHING TIMES

Test	Figure No.	Minimum	Maximum
		Over Full Temperature Range (ns)	
$t_{r-Q-}$	3A, 3C	25#	90
$t_{r-Q+}$	3A, 3C	25#	90
$t_{r-Q-}$	3A, 3C	25#	90
$t_{r-Q+}$	3A, 3C	25#	90
$t_{s+}$	3B, 3C	—	50
$t_{s-}$	3B, 3C	—	30
$t_{c+}$	3B, 3C	—	50
$t_{c-}$	3B, 3C	—	30
$t_{r-s+}$	3B, 3C	—	0*
$t_{r-s-}$	3B, 3C	—	+5*
$t_{r-c+}$	3B, 3C	—	0*
$t_{r-c-}$	3B, 3C	—	+5*
$t_{Cp+Q-}$	4	—	90
$t_{Cp+Q+}$	4	—	70

# Lightly loaded \* Negative switching time means the inputs can momentarily change before the clock pulse transition.

FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME




# DUAL J-K FLIP-FLOPS

MRTL MC900/800 series

## MC990 • MC890

Available in TO-86 flat package, add "F" suffix.


Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



CLOCKED INPUT OPERATION①

$t_n$ ②	S	C	Q	$\bar{Q}$
1	1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0	1
0	1	0	1	0
0	0	0	$\bar{Q}_n$	$Q_n$ ③

- ① Direct input ( $C_D$ ) must be low
- ② The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
- ③  $Q_n$  is the state of the Q output in the time period  $t_n$ .



# ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

@Test  
Temperature

MC990

-55°C  
+25°C  
+125°C

MC890

0°C  
+25°C  
+100°C

## TEST VOLTAGE VALUES (Volts)

V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
1.014	1.014	1.50	0.710	3.00
0.844	0.815	1.50	0.565	3.00
0.674	0.674	1.50	0.320	3.00
0.909	0.909	1.50	0.574	3.00
0.844	0.844	1.50	0.554	3.00
0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC990 Test Limits							MC890 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	1	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	1	-	3	-	14	4, 5, 6, 7	
	I <sub>in</sub>	4	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	4	-	2	-	14	1, 5, 6, 7	
	2 I <sub>in</sub>	5	-	990	-	870	-	940	μA <sub>dc</sub>	-	1010	-	900	-	900	μA <sub>dc</sub>	5	-	4, 6	-	14	1, 7	
	I <sub>in</sub>	6	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	6	-	3	-	14	1, 4, 5, 7	
Output Current	I <sub>A3</sub>	2#	1.48	-	1.52	-	1.41	-	mA <sub>dc</sub>	1.51	-	1.43	-	1.35	-	mA <sub>dc</sub>	-	2	4	1	14	5, 6, 7	
		3	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	3	1, 6	-	↓	14	4, 5, 7	
		3	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	1, 3	6	-	↓	14	4, 5, 7	
Output Voltage	V <sub>out</sub>	2	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	1	-	-	14	3, 4, 5, 6, 7	
		2Δ§	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	-	-	↓	-	↓	mV <sub>dc</sub>	-	4, 6	-	-	↓	1, 7	
		2#§	-	-	-	-	-	-	mV <sub>dc</sub>	-	-	-	-	-	-	mV <sub>dc</sub>	-	4	-	6	↓	1, 7	
		2#§	-	↓	-	-	-	↓	mV <sub>dc</sub>	-	-	-	-	-	↓	mV <sub>dc</sub>	-	-	-	4, 6	↓	1, 7	
		2†	-	-	-	-	-	-	mV <sub>dc</sub>	-	-	-	-	-	-	mV <sub>dc</sub>	-	-	-	-	↓	1, 6, 7	
		2*	-	-	-	-	-	-	mV <sub>dc</sub>	-	-	-	-	-	-	mV <sub>dc</sub>	-	-	-	-	↓	1, 6, 7	
		3#§	-	710	-	-	-	320	mV <sub>dc</sub>	-	574	-	-	-	370	mV <sub>dc</sub>	-	4, 6	-	-	↓	1, 7	
		3Δ§	-	↓	-	-	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	6	-	-	↓	1, 7	
		3Δ§	-	↓	-	-	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	-	-	4, 6	↓	1, 7	
Saturation Voltage	V <sub>CE(sat)</sub>	2	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	1	-	14	3, 4, 5, 6, 7	
		2Δ	-	-	-	-	-	-	mV <sub>dc</sub>	-	-	-	-	-	-	mV <sub>dc</sub>	-	-	-	-	↓	1, 4, 5, 6, 7	
		3#	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	-	-	1	↓	4, 5, 6, 7	
Turn On Voltage	V <sub>on</sub>	2†	-	-	0.815	-	-	-	V <sub>dc</sub>	-	-	0.844	-	-	-	V <sub>dc</sub>	-	-	-	-	14	1, 4, 7	
		2**	-	-	0.815	-	-	-	V <sub>dc</sub>	-	-	0.844	-	-	-	V <sub>dc</sub>	-	-	-	-	14	1, 4, 7	

Ground inputs of flip-flop not under test. Pins not listed are left open.

# Pin 3 = LOW } Set by a momentary ground prior to the application of  
Δ Pin 2 = LOW } the negative-going clock pulse.

§ Clock Pulse to Pin 5 (See Figure 1)

† Clock Pulse on Pin 5, data pulse on Pin 4 (See Figure 2)

‡ Clock Pulse on Pin 5, data pulse on Pin 6 (See Figure 2)


\* Clock Pulse on Pin 5, data pulse on Pin 4, momentary ground on Pin 2 (See Figure 3)

\*\* Clock Pulse on Pin 5, data pulse on Pin 6, momentary ground on Pin 3 (See Figure 3)

MC990, MC890 (continued)

## CLOCK PULSE DEFINITIONS

FIGURE 1



## SEQUENCE OF EVENTS:


- Voltage applied to Clock pin is raised to  $V_{IH}$ .  $t_r$  is not critical, however should be less than  $1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_{IL}$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC890		
$T_A$	$V_L$	$V_H$
25°C	0.594 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

All voltages  $\pm 10$  mV

MC990		
$T_A$	$V_L$	$V_H$
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.674 V

FIGURE 2




## INPUT PULSE REQUIREMENTS:

- $V_{IL} = 0.200$  V max
- $V_{IH} = 0.894$  V min, 1.500 V max
- $t_r \leq 10$  ns
- $t_f \leq 10$  ns
- $f = 1.0$  MHz typ

## NOTE:

Measurements for output voltages should be taken at least 100 ns after pulses have occurred.

FIGURE 3



## INPUT PULSE REQUIREMENTS:

- $V_{IL} = 0.200$  V max
- $V_{IH} = 0.894$  V min, 1.500 V max
- $t_r \leq 10$  ns
- $t_f \leq 10$  ns
- $f = 1.0$  MHz typ

## SEQUENCE OF EVENTS:


- Apply all dc biases required.
- Apply momentary ground to pin indicated. This sets the flip-flop. Momentary ground must occur before the pulses shown above every time, or the flip-flop will toggle to the wrong condition every alternate pulse.
- After momentary ground has been released, apply pulses marked above.
- Measure voltage of designated output after the pulse. Measurements for output voltages should be taken at least 100 ns after pulses have occurred.

# MC990, MC890 (continued)

## SWITCHING TIMES

Test	Figure No.	Maximum (ns)	
		@ 25°C Only	Over Full Temperature Range
$t_{r-Q-}$	5	40	60
$t_{r-Q+}$	5	80	100
$t_{f-Q-}$	5	40	60
$t_{f-Q+}$	5	80	100
$t_{C_D+Q-}$	6	—	50
$t_{C_D+Q+}$	6	—	90

FIGURE 4 — TOGGLE MODE TEST CIRCUIT



## SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 5





FIGURE 6




# DUAL J-K FLIP-FLOPS

MRTL MC900/800 series

## MC991 • MC891

Available in TO-86 flat package, add "F" suffix.

Two J-K flip-flops in a single package.  
Each flip-flop has a direct clear input in addition to the clocked inputs.




### CLOCKED INPUT OPERATION<sup>①</sup>

$t_n$ ②		$t_{n+1}$ ③	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

$t_{pd} = 40$  ns typ  
 $f_{reg} = 4.0$  MHz max  
 $P_D = 155$  mW typ (Only Clock Input High)  
130 mW typ (Inputs Low)

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR.



### TYPICAL RESISTANCE VALUES

R1 = 300  $\Omega$  R4 = 640  $\Omega$  R7 = 2.0 k  
R2 = 550  $\Omega$  R5 = 700  $\Omega$  R8 = 3.0 k  
R3 = 600  $\Omega$  R6 = 900  $\Omega$

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

@Test Temperature		TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC991	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC891	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC991 Test Limits						MC891 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>		V <sub>off</sub>	V <sub>CC</sub>
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	4 §	-	495	-	435	-	470	μA <sub>dc</sub>	-	600	-	600	-	570	μA <sub>dc</sub>	4	-	-	-	14	7
	2I <sub>in</sub>	5	-	990	-	870	-	940		-	1200	-	1200	-	1140		5	-	4, 6	-		
	I <sub>in</sub>	6	-	495	-	435	-	470		-	600	-	600	-	570		6	-	1	-		
	I <sub>in</sub>	1	-	495	-	435	-	470	↓	-	600	-	600	-	570	↓	1	-	-	-		
Output Current	I <sub>A5</sub>	2 §	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	3.0	-	3.0	-	2.85	-	mA <sub>dc</sub>	-	2	-	-	14	7
		3	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	3.0	-	3.0	-	2.85	-	mA <sub>dc</sub>	-	1, 3	-	-	14	7
Output Voltage	V <sub>out</sub>	2†⑤	-	710	-	300	-	320	mV <sub>dc</sub>	-	500	-	400	-	400	mV <sub>dc</sub>	-	4	-	-	14	1, 7
		2‡④	-		-		-			-		-		-			-	-	-	6		
		2†⑥	-		-		-			-		-		-			-	4	-	6		
		2†⑦	-		-		-			-		-		-			-	-	-	6		
		3†④	-		-		-			-		-		-			-	-	-	4		
		3†⑤	-		-		-			-		-		-			-	6	-	4		
		3†⑦	-		-		-			-		-		-			-	-	4	-		
		3‡⑥	-		-		-			-		-		-			-	6	-	-		
Saturation Voltage	V <sub>CE(sat)</sub>	2 §	-	200	-	210	-	280	mV <sub>dc</sub>	-	400	-	300	-	350	mV <sub>dc</sub>	-	1	-	-	14	7
		2* #	-		-		-			-		-		-			-	4, 6	-	-		
		2* §	-		-		-			-		-		-			-	4	-	6		
		2* §	-		-		-			-		-		-			-	-	6	4, 6		
		3* #	-		-		-			-		-		-			-	6	-	4		
		3* #	-		-		-			-		-		-			-	-	-	4, 6		

Ground input pins of flip-flop not under test. Other pins not listed are left open.

§ Preset the flip-flop by the following procedure:

- (1) Momentarily apply V<sub>BOT</sub> to pin 1 to preclear the flip-flop.
- (2) After V<sub>BOT</sub> is removed from pin 1, ground pins 4 and 6.
- (3) Apply a negative-going clock pulse to pin 5 (see note \*) while pins 4 and 6 are still grounded. This changes the state of the flip-flop to the SET condition.
- (4) Remove the grounds from pins 4 and 6 and proceed with the test.

\* Clock pulse to pin 5, see Figure 1.

# Pin 1 = HIGH, set by a momentary application of V<sub>BOT</sub> prior to the application of the negative-going clock.

† Clock pulse to pin 5, data pulse to pin 6.

‡ Clock pulse to pin 5, data pulse to pin 4.

④ = See Figure 4.


⑤ = See Figure 5.

⑥ = See Figure 6.

⑦ = See Figure 7.

## MC991, MC891 (continued)


**FIGURE 1 — CLOCK PULSE DEFINITION**



## SEQUENCE OF EVENTS

- A. Voltage applied to Clock pin is raised to  $V_{H4}$ .  $t_4$  is not critical but should be  $< 1.0 \mu s$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_4$  must remain within 10 ns minimum and 200 ns maximum.
- E. Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TOGGLE MOOE TEST CIRCUIT




MC991		
$T_A$	$V_L$	$V_H$
+25°C	+0.565 V $\pm$ 10 mV	+0.844 V $\pm$ 10 mV
-55°C	+0.710 V $\pm$ 10 mV	+1.014 V $\pm$ 10 mV
+125°C	+0.320 V $\pm$ 10 mV	+0.674 V $\pm$ 10 mV

MC891		
T <sub>A</sub>	V <sub>L</sub>	V <sub>H</sub>
+25°C	+0.554 V ± 10 mV	+1.430 V ± 10 mV
0°C	+0.574 V ± 10 mV	+1.310 V ± 10 mV
+100°C	+0.370 V ± 10 mV	+1.190 V ± 10 mV

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS

**FIGURE 3 — SWITCHING TIMES TEST CIRCUIT**



## SWITCHING TIMES


Test	Figure No.	Maximum ns @ +25°C
t <sub>r</sub> -Q-	3A	60
t <sub>r</sub> -Q+	3A	60
t <sub>r</sub> -Q-	3A	60
t <sub>r</sub> -Q+	3A	60
t <sub>CO</sub> +Q-	3B	90
t <sub>CD</sub> +Q+	3B	70

$$f = 1.0 \text{ MHz}$$


$$1.0 \text{ ns} < t_r \text{ or } t_f < 10 \text{ ns}$$

C1 = 100 pF INCLUDING PROBE &  
JIG CAPACITANCE

**FIGURE 3A — CLOCK-TO-OUTPUT  
PROPAGATION DELAY TIME**




**FIGURE 3B — DIRECT CLEAR  
PROPAGATION DELAY TIME**




### TEST WAVEFORMS FOR $V_{out}$ TESTS


**FIGURE 4**




**FIGURE 5**



**FIGURE 6**



**FIGURE 7**







## HALF-SHIFT REGISTERS

MRTL MC900/800 series

### MC905 • MC805

Available in TO-99 metal can, add "G" suffix.  
Available in TO-91 flat package, add "F" suffix.





This half-shift register is a bistable storage element with a built-in inverter for the gating signal. Information coming in on pins a and c will be transferred to pins g and e when the gating signal, pin b, goes low. If all three inputs, a, b, and c, are low, the outputs, g and e, will both be low.



PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

## SWITCHING TIME TEST CIRCUITS AND WAVEFORMS



# ELECTRICAL CHARACTERISTICS

MC905, MC805 (continued)





ELECTRICAL CHARACTERISTICS										@Test Temperature		TEST VOLTAGE VALUES (Volts)					TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
												V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>						
MC905	{	-55°C	1.014	1.014	1.50	0.710	3.00															
		+25°C	0.844	0.815	1.50	0.585	3.00															
		+125°C	0.674	0.674	1.50	0.320	3.00															
MC805	{	0°C	0.909	0.909	1.50	0.574	3.00															
		+25°C	0.844	0.844	1.50	0.554	3.00															
		+100°C	0.710	0.710	1.50	0.370	3.00															
Characteristic	Symbol	Pin Under Test	MC905 Test Limits						MC805 Test Limits						TEST VOLTAGE						Gnd	
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		APPLIED TO PINS LISTED BELOW:							
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min	Max	Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>		V <sub>CC</sub>
Input Current	I <sub>in</sub>	a	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	a	-	b	-	h	d
	3 I <sub>in</sub>	b	-	1480	-	1300	-	1410	μAdc	-	1510	-	1350	-	1350	μAdc	b	-	a, c	-	h	d
	I <sub>in</sub>	c	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	c	-	b	-	h	d
Output Current	I <sub>A4</sub>	e	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	b, e	-	-	h	d, g †
	I <sub>A4</sub>	e	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	c, e	-	-	h	d
	I <sub>A5</sub>	f	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	f	-	b	h	d
	I <sub>A4</sub>	g	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	b, g	-	-	h	d, e †
	I <sub>A4</sub>	g	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	a, g	-	-	h	d
Output Voltage	V <sub>out</sub>	e	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	g	b, c	-	h	d
		f	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	b	-	-	h	↓
		g	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	e	a, b	-	h	↓
Saturation Voltage	V <sub>CE(sat)</sub>	e	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	a, b, c	-	h	d, e †
		e	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	-	b	-	h	d, g
		f	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	-	a, b, c	-	h	d
		g	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	-	a, b, c	-	h	d, g †
Switching Time	t	a+g+	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	Pulse In	Pulse Out	-	-	h	d, e
		a-g-	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	a	g	-	-	h	d, e
		b+f-	-	-	-	28	-	-	ns	-	-	-	28	-	-	ns	a	g	-	-	h	d
		b-f+	-	-	-	24	-	-	ns	-	-	-	24	-	-	ns	b	f	-	-	h	d

† Silicon Diode to Ground



Pins not listed are left open.

TYPICAL CURVES



SWITCHING CHARACTERISTICS



INPUT CURRENT



AVAILABLE OUTPUT CURRENT



# HALF-SHIFT REGISTERS (WITHOUT INVERTER)



MRTL MC900/800 series

## MC906 • MC806

Available in TO-99 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.


This half-shift register is a bistable storage element. Information coming in on pins a and c will be transferred to pins g and e when the gating signal, pin b, goes low. If all three inputs, a, b, and c, are low, the outputs, g and e, will both be low.



PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	—	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

## SWITCHING TIME TEST CIRCUIT AND WAVEFORM



## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS																TEST VOLTAGE VALUES (Volts)					Gnd
																V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
																V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC906	@ Test Temperature	{	-55°C	1.014	1.014	1.50	0.710	3.00	MC806	{	0°C	0.909	0.909	1.50	0.574	3.00					
			+25°C	0.844	0.815	1.50	0.565	3.00													
			+125°C	0.674	0.674	1.50	0.320	3.00													
MC806	{	0°C	0.909	0.909	1.50	0.574	3.00	{	+25°C	0.844	0.844	1.50	0.554	3.00							
		+25°C	0.844	0.844	1.50	0.554	3.00														
		+100°C	0.710	0.710	1.50	0.370	3.00														

Characteristic	Symbol	Pin Under Test	MC906 Test Limits							MC806 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	a	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	a	-	b	-	h	d
	2 I <sub>in</sub>	b	-	990	-	870	-	940	↓	-	1010	-	900	-	900	↓	b	-	a, c	-	↓	↓
	I <sub>in</sub>	c	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	c	-	b	-	↓	↓
Output Current	I <sub>A4</sub>	e	1.98	-	2.19	-	1.88	-	mA <sub>dc</sub>	2.02	-	2.05	-	1.80	-	mA <sub>dc</sub>	-	b, e	-	-	h	d, g †
		e	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	c, e	-	-	↓	d
		g	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	b, g	-	-	↓	d, e †
Output Voltage	V <sub>out</sub>	e	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	g	b, c	-	h	d
		g	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	e	a, b	-	h	d
		g	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	e	a, b	-	h	d
Saturation Voltage	V <sub>CE(sat)</sub>	e	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	a, b, c	-	h	d, e †
		e	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	a, b, c	-	↓	d, g
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	a, b, c	-	↓	d, g †
Switching Time	t	a+g+	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	Pulse In	Pulse Out	-	-	h	d, e
		a-g-	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	a	g	-	-	h	d, e
			-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	a	g	-	-	h	d, e

† Silicon Diode to Ground

Pins not listed are left open.


# DUAL HALF-SHIFT REGISTERS

MRTL MC900/800 series

## MC983 • MC883

Available in TO-86 flat package, add "F" suffix.

Two half-shift registers in a single package, each having a built-in inverter for the gating signal. For example, information coming in on pins 4 and 6 will be transferred to pins 3 and 1 when the gating signal, pin 5, goes low. If all three inputs, 4, 5, and 6, are low, the outputs, 1 and 3, will both be low.




$$1 = \overline{3} (6 + 5)$$

$$3 = \overline{1} (5 + 4)$$

$$2 = \overline{5}$$



$t_{pd} = 22 \text{ ns typ}$   
 $P_D = 110 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES  
MRTL LOADING FACTOR.



TYPICAL RESISTANCE  
VALUES  
 $R_1 = 450 \Omega$   
 $R_2 = 640 \Omega$   
 $R_3 = 800 \Omega$

## SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS



# ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-shift register only.  
The other half-shift register is tested in the same manner.

	@ Test Temperature	TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC983	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC883	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC983 Test Limits							MC883 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Grd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	4	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	4	-	5	-	14	7	
	3I <sub>in</sub>	5	-	1485	-	1305	-	1410	↓	-	1512	-	1350	-	1350	↓	5	-	4, 6	-	↓	↓	
	I <sub>in</sub>	6	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	6	-	5	-	↓	↓	
Output Current	IA4	1	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	1, 5	-	-	14	3*, 7	
	IA4	1	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	1, 6	-	-	↓	7	
	IA5	2	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	2	-	5	↓	7	
	IA4	3	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	3, 5	-	-	↓	1*, 7	
	IA4	3	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	3, 4	-	-	↓	7	
Output Voltage	V <sub>out</sub>	1	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	3	5, 6	-	14	7	
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	5	-	-	↓	↓	
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	1	4, 5	-	↓	↓	
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	4, 5, 6	-	14	1*, 7	
		1	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	↓	2, 7	
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	5	-	↓	7	
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	4, 5, 6	-	↓	3*, 7	
	3	-	↓	-	↓	-	↓	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	5, 6	↓	1, 7	
Switching Time	t	4+3+	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	Pulse In	Pulse Out	-	-	14	1, 7	
		4-3-	-	-	-	40	-	-	↓	-	-	-	40	-	-	↓						4	3
		5+2-	-	-	-	28	-	-	↓	-	-	-	28	-	-	↓	4	3	-	-	↓	7	
		5-2+	-	-	-	24	-	-	↓	-	-	-	24	-	-	↓	5	2	-	-	↓	7	
			-	-	-	24	-	-	↓	-	-	-	24	-	-	↓	5	2	-	-	↓	7	

Ground input pins of half-shift register not under test. Other pins not listed are left open. \*Momentary ground.



# DUAL HALF-SHIFT REGISTERS (WITHOUT INVERTER)

MRTL MC900/800 series

## MC984 • MC884

Available in TO-86 flat package, add "F" suffix.

This bistable storage element consists of two half-shift registers in a single package. For example, information coming in on pins 4 and 6 will be transferred to pins 3 and 1 when the gating signal, pin 5, goes low. If all three inputs, 4, 5, and 6, are low, the outputs, 3 and 1, will both be low.



$$3 = \overline{1} (4 + 5)$$


$$1 = \overline{3} (6 + 5)$$

$$t_{pd} = 22 \text{ ns typ}$$

$$P_D = 75 \text{ mW typ}$$

NUMBER IN PARENTHESIS INDICATES  
MRTL LOADING FACTOR.

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one half-shift register only.  
The other half-shift register is tested in the same manner.

ELECTRICAL CHARACTERISTICS										@Test Temperature		TEST VOLTAGE VALUES (Volts)					Grd							
Characteristic	Symbol	Pin Under Test	MC984 Test Limits									MC884 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW :					
			-55°C		+25°C		+125°C		Unit			0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
Input Current	I <sub>in</sub> 2I <sub>in</sub> I <sub>in</sub>	4 5 6	- - -	495 990 495	- - -	435 870 435	- - -	470 940 470		μAdc ↓	- 504 1008 504	- - -	450 900 450	- - -	450 900 450	μAdc ↓	4 5 6		- - -	5 4, 6 5	- - -	14 ↓	7 ↓	
Output Current	I <sub>A4</sub>	1 1 3 3	1.98 ↓	- - -	2.19 ↓	- - -	1.88 ↓	- - -	mAdc ↓	2.02 ↓	- - -	2.05 ↓	- - -	1.80 ↓	- - -	mAdc ↓	- - -	1, 5 1, 6 3, 5 3, 4	- - -	- - -	14 ↓	3*, 7 7 1*, 7 7		
Output Voltage	V <sub>out</sub>	1 3	- -	710 710	- -	300 300	- -	320 320	mVdc mVdc	- -	574 574	- -	400 400	- -	370 370	mVdc mVdc	- -	3 1	5, 6 4, 5	- -	14 14	7 7		
Saturation Voltage	V <sub>CE</sub>	1 1 3 3	- - - ↓	200 - - ↓	- - - ↓	210 - - ↓	- - - ↓	280 - - ↓	mVdc ↓	- -	290 ↓	- -	260 ↓	- -	340 ↓	mVdc ↓	- - - -	- - -	4, 5, 6 5, 6 4, 5, 6 4, 5	- - ↓	14 ↓	1*, 7 3, 7 3*, 7 1, 7		
Switching Time	t	4+3+ 4-3-	- -	- -	- -	40 40	- -	- -	ns ns	- -	- -	- -	40 40	- -	- -	ns ns	Pulse In	Pulse Out	- -	- -	14 14	1, 7 1, 7		

Ground input pins of half-shift register not under test. Other pins not listed are left open. \*Momentary ground.


# HALF-ADDERS

MRTL MC900/800 series

## MC904 • MC804

Available in TO-99 metal can, add "G" suffix.  
Available in TO-91 flat package, add "F" suffix.

This half-adder device can be used to supply the SUM and CARRY operations on two input signals. If the inputs are applied to pins a and b, and their complements to pins c and e, the SUM of the inputs appears on pin g while the CARRY appears on pin f.




### PIN CONNECTIONS



SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

### TYPICAL RESISTANCE VALUES

R1 = 450 Ω  
R2 = 640 Ω  
R3 = 800 Ω



### SWITCHING TIME TEST CIRCUITS AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC904	−55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC804	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC904 Test Limits						MC804 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			−55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>		V <sub>off</sub>	V <sub>CC</sub>
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	a b c e	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	a b c e	-	b a e c	-	h	d
Output Current	I <sub>A4</sub>	f	1.98	-	2.19	-	1.88	-	mA <sub>dc</sub>	2.02	-	2.05	-	1.80	-	mA <sub>dc</sub>	-	f	-	c, e	h	d
	I <sub>A5</sub>	g	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	a, c, g	-	↓	↓	
	I <sub>A5</sub>	g	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	b, e, g	-	↓	↓	
Output Voltage	V <sub>out</sub>	f f g	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	c e f	-	h	d	
Saturation Voltage	V <sub>CE(sat)</sub>	f f g g	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	c e a, b c, e	-	h	d
Switching Time	t	a+g+	-	-	-	36	-	-	ns	-	-	-	36	-	-	ns	Pulse In	Pulse Out	-	-	h	d
		a-g-	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	a	g	-	-	↓	↓
		c+f-	-	-	-	20	-	-	↓	-	-	-	20	-	-	↓	a	g	-	-	↓	↓
		c-f+	-	-	-	30	-	-	↓	-	-	-	30	-	-	↓	c	f	-	-	↓	↓

Pins not listed are left open.



## DUAL HALF-ADDERS

MRTL MC900/800 series


### MC975 • MC875

Available in TO-86 flat package, add "F" suffix.

A dual half-adder device contained in a single package. Each can be used to supply the SUM and CARRY operations on two input signals. For example, if the inputs are applied to pins 3 and 4, and their complements to pins 5 and 6, the SUM of the inputs appears on pin 2 while the CARRY appears on pin 1.



### SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-adder only.  
The other half-adder is tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)				
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC975	-55°C	1.014	1.014	1.50	0.710
	+25°C	0.844	0.815	1.50	0.565
	+125°C	0.674	0.674	1.50	0.320
MC875	0°C	0.909	0.909	1.50	0.574
	+25°C	0.844	0.844	1.50	0.554
	+100°C	0.710	0.710	1.50	0.370

Characteristic	Symbol	Pin Under Test	MC975 Test Limits							MC875 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	3	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	3	-	4	-	14	7
		4	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	4	-	3	-	↓	↓
		5	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	5	-	6	-	↓	↓
		6	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	6	-	5	-	↓	↓
Output Current	I <sub>A4</sub> I <sub>A5</sub>	1	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	1	-	5, 6	14	7
		2	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	2, 3, 5	-	↓	↓	↓
		2	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	2, 4, 6	-	↓	↓	↓
Output Voltage	V <sub>out</sub>	1	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	5	-	-	14	7
		1	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	↓	↓	↓
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	1	3, 4	-	↓	↓
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	5	-	14	7
		1	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	6	-	↓	↓
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	3, 4	5, 6	↓	↓
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	5, 6	3, 4	↓	↓
Switching Time	t	6+1-	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out				
		6-1+	-	-	-	30	-	-	↓	-	-	-	30	-	-	↓	6	1	-	-	14	7
		4+2+	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	6	1	-	-	↓	7
		4-2+	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	4	2	-	-	↓	1, 7
		4-2-	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	4	2	-	-	↓	1, 7

Ground input pins of half-adder not under test. Other pins not listed are left open.


# DUAL FULL ADDERS

MRTL MC900/800 series

## MC996 • MC896

Available in TO-86 flat package, add "F" suffix.

Provides the SUM and CARRY functions while requiring only AUGEND (A) and ADDEND (B) inputs with CARRY IN.



TRUTH TABLE

INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

POSITIVE LOGIC

$$C_o = ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}BC_i$$

$$S = ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}B\bar{C}_i$$

$t_{pd} = 60 \text{ ns typ}$   
 $P_D = 70 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR

# ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one adder.  
The other adder is tested in the same manner.

			TEST VOLTAGE VALUES					
			(Volts)					
@Test Temperature			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC996	{	-55°C	1.014	1.014	1.50	0.710	3.00	
		+25°C	0.844	0.815	1.50	0.565	3.00	
		+125°C	0.674	0.674	1.50	0.320	3.00	
MC896	{	0°C	0.909	0.909	1.50	0.574	3.00	
		+25°C	0.844	0.844	1.50	0.554	3.00	
		+100°C	0.710	0.710	1.50	0.370	3.00	
imits			TEST VOLTAGE					Gnd
+100°C			APPLIED TO PINS LISTED BELOW:					
Min	Max	Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
-	1350	μA <sub>dc</sub>	2	-	-	-	14	7
-	↓	↓	3	-	-	-	↓	↓
-			5	-	-	-		
1.80	-	mA <sub>dc</sub>	-	1,2	-	3,5	14	7
↓	-	↓	-	1,3	-	2,5	↓	↓
-	-	-	-	1,5	-	2,3		
-	-	-	-	1,2,3,5	-	-		
-	-	-	-	2,3,6	-	5		
-	-	-	-	2,5,6	-	3		
-	-	-	-	3,5,6	-	2		
-	-	-	-	2,3,5,6	-	-	↓	↓
-	370	mV <sub>dc</sub>	-	-	-	2,3,5	14	7
↓	↓	↓	-	2,3	-	5	↓	↓
-	-	-	-	3,5	-	2		
-	-	-	-	2,5	-	3		
-	-	-	-	-	-	2,3,5		
-	-	-	-	2	-	3,5		
-	-	-	-	3	-	2,5	↓	↓
-	-	-	-	5	-	2,3		
-	-	ns	Pulse In	Pulse Out				
-	-	↓	5	1	-	14	7	
-	-	-	↓	1	-	↓	↓	
-	-	-	2,3	6	3			
-	-	-	2	6	3			
-	-	-	3	1	2,5			
-	-	-	↓	1	2,5			
-	-	-	2	6	5			
-	-	-	2	6	↓			
-	-	-	3	1				
-	-	-	↓	1				
-	-	-	↓	6				
-	-	-	↓	6				


@Test Temperature  
MC996 { -55°C  
+25°C  
+125°C  
MC896 { 0°C  
+25°C  
+100°C

Ground input pins of adder not under test.  
Other pins not listed are left open.

# MC996, MC896 (continued)



## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS







# DUAL FULL SUBTRACTORS

MRTL MC900/800 series

## MC997 • MC897

Available in TO-86 flat package, add "F" suffix.

Provides the DIFFERENCE and BORROW functions while requiring only MINUEND (X) and SUBTRAHEND (Y) inputs with BORROW IN.



TRUTH TABLE

INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
X	Y	Bi	0	Bo
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

POSITIVE LOGIC

$$0 = YXB_i + Y\bar{X}\bar{B}_i + \bar{Y}XB_i + \bar{Y}\bar{X}\bar{B}_i$$

$$Bo = \bar{Y}XB_i + Y\bar{X}\bar{B}_i + Y\bar{X}B_i + YXB_i$$

$t_{pd} = 60 \text{ ns typ}$   
 $P_D = 70 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR

# ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one subtractor.  
The other subtractor is tested in the same manner.

@Test  
Temperature

MC997

MC897


## TEST VOLTAGE VALUES (Volts)

V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
1.014	1.014	1.50	0.710	3.00
0.844	0.615	1.50	0.565	3.00
0.674	0.674	1.50	0.320	3.00
0.909	0.909	1.50	0.574	3.00
0.844	0.844	1.50	0.554	3.00
0.710	0.710	1.50	0.370	3.00


Characteristic	Symbol	Pin Under Test	MC997 Test Limits							MC897 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd	
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								Min
Input Current	<sup>3</sup> I <sub>in</sub>	2 3 5	-	1465	-	1305	-	1410	μAdc	-	1512	-	1350	-	1350	μAdc	2 3 5	-	-	-	-	14	7
Output Current	I <sub>A4</sub>	1 ↓ 6 ↓	1.96 ↓ ↓	- - -	2.19 ↓ ↓	- - -	1.68 ↓ ↓	- - -	mAdc ↓ ↓	2.02 ↓ ↓	- - -	2.05 ↓ ↓	- - -	1.60 ↓ ↓	- - -	mAdc ↓ ↓	- 1,2 1,3 1,5 1,2,3,5 2,3,5,6 2,6 3,6 2,3,6	- - - - - - - - -	3,5 2,5 2,3 - - 3,5 2,5 5	14 ↓ ↓	7 ↓ ↓		
Output Voltage	V <sub>out</sub>	1 ↓ 6 ↓	- ↓ ↓	710 ↓ ↓	- ↓ ↓	300 ↓ ↓	- ↓ ↓	320 ↓ ↓	mVdc ↓ ↓	- ↓ ↓	574 ↓ ↓	- ↓ ↓	400 ↓ ↓	- ↓ ↓	370 ↓ ↓	mVdc ↓ ↓	- 2,3 3,5 2,5 2,5 3,5 2 5	- - - - - - - -	2,3,5 5 2 3 3 2 2,3,5 2,3	7 ↓ ↓	14 ↓ ↓		
Switching Time	t	5+1+ 5-1- 5+6+ 5-6- 3+1+ 3-1- 3+6- 3-6+ 2+1- 2-1+ 2+6+ 2-6-	- - - - - - - - - - - -	- - - - - - - - - - - -	- - - - - - - - - - - -	60 60 65 60 ↓ 65 60 ↓ ↓ ↓ ↓ ↓	- - - - - - - - - - - -	- - - - - - - - - - - -	ns ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	- - - - - - - - - - - -	- - - - - - - - - - - -	- - - - - - - - - - - -	60 60 65 60 ↓ 65 60 ↓ ↓ ↓ ↓	- - - - - - - - - - - -	- - - - - - - - - - - -	ns ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Pulse In 5 ↓ 3 ↓ 2 ↓	2,3 ↓ - - 2 2 3 3 3,5 3,5	Pulse Out 1 1 6 6 1 1 6 1 1 6 1 6 6	- - - - 2,5 2,5 5 ↓ ↓ ↓ ↓ -	14 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	7 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	

Ground input pins of subtractor not under test.  
Other pins not listed are left open.

MC997, MC897 (continued)

**MC997, MC897 (continued)**




### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



**MC901 • MC801**

Available in TO-99 metal can, add "G" suffix.

This device provides the true output at pin 7 and the complement output at pin 5 for an input applied to pin 1. A positive gating signal may be applied to pin 2 to inhibit both outputs. A positive signal applied to pin 3 will hold output pin 5 at near-ground potential. The output nodes are returned separately to the power supply so that the outputs might be paralleled with other circuits.

**SWITCHING TIME TEST CIRCUITS AND WAVEFORMS**

## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS																TEST VOLTAGE VALUES (Volts)						
																V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					
																-55°C	+25°C	+125°C	0°C	+25°C	+100°C	
																MC901	MC801					

Pins not listed are left open.

## QUAD INVERTERS



MRTL MC900/800 series

### MC927 • MC827


Available in TO-100 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

Four individual circuits each perform the simple inversion function.



### SWITCHING TIME TEST CIRCUIT AND WAVEFORM



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.  
Other inverters are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC927	−55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC827	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC927 Test Limits							MC827 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd
			−55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1*	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	1	-	*	-	10	5
Output Current	I <sub>A5</sub>	6	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	6	-	4	10	5
Output Leakage Current	I <sub>CEX</sub>	6	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	6	-	-	4	-	5
Output Voltage	V <sub>out</sub>	6	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	4	1, 2, 3	-	10	5
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	1, 2, 3, 4	-	10	5
Switching Time	t	1+9- 1-9+	-	-	-	20 28	- -	- -	ns ns	-	-	-	20 28	- -	- -	ns ns	Pulse In	Pulse Out	-	-	10 10	5 5
																	1 1	9 9				

\* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V<sub>BOT</sub>.

Ground inputs of inverters not used in test.

Other pins not listed are left open.



## HEX INVERTERS

MRTL MC900/800 series


# MC989 • MC889

Available in TO-86 flat package, add "F" suffix.

Six individual circuits are contained in a package. Each provides the simple inversion function.



## SWITCHING TIME TEST CIRCUIT AND WAVEFORM





## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.  
Other inverters are tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)				
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC989	-55°C	1.014	1.014	1.50	0.710
	+25°C	0.844	0.815	1.50	0.565
	+125°C	0.674	0.674	1.50	0.320
MC889	0°C	0.909	0.909	1.50	0.574
	+25°C	0.844	0.844	1.50	0.554
	+100°C	0.710	0.710	1.50	0.370

Characteristic	Symbol	Pin Under Test.	MC989 Test Limits							MC889 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1 *	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	1	-	-	-	14	7
Output Current	I <sub>A5</sub>	6	2.47	-	2.54	-	2.35	-	mA <sub>dc</sub>	2.52	-	2.38	-	2.25	-	mA <sub>dc</sub>	-	6	-	1	14	7
Output Leakage Current	I <sub>CEX</sub>	6	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	6	-	-	1	-	7
Output Voltage	V <sub>out</sub>	6	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	1	-	-	14	7
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	1	-	14	7
Switching Time	t	1+6- 1-6+															Pulse In	Pulse Out				
			-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	1	6	-	-	14	7
			-	-	-	28	-	-	ns	-	-	-	28	-	-	ns	1	6	-	-	14	7

Ground inputs of inverters not used in test.


Other pins not listed are left open.

\* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V<sub>BOT</sub>.


**MC986 • MC886**

Available in TO-86 flat package, add "F" suffix.

Two 4-input gate expanders housed in a single package may be used independently or combined. Each of these expanders increases the input capability of a standard MRTL gate by four.



When an expander is added to a gate, subtract 0.4 load unit from the output of the gate for each expander circuit added.



V<sub>CC</sub> connection to pin 14 not shown.

TYPICAL RESISTANCE  
VALUE  
R1 = 450 Ω

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expander is tested in the same manner.

@Test Temperature		TEST VOLTAGE VALUES						
		(Volts)					(Ohms)	
		$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_R^*$	
MC986	{	-55°C	1.014	1.014	1.50	0.710	3.00	680
		+25°C	0.844	0.815	1.50	0.565	3.00	680
		+125°C	0.674	0.674	1.50	0.320	3.00	680
		0°C	0.909	0.909	1.50	0.574	3.00	680
MC886	{	+25°C	0.844	0.844	1.50	0.554	3.00	680
		+100°C	0.710	0.710	1.50	0.370	3.00	680

Characteristic	Symbol	Pin Under Test	MC986 Test Limits							MC886 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>+</sup>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>In</sub>	2 3 5 6	- - - -	495 ↓	- - - -	435 ↓	- - - -	470 ↓	μA <sub>dc</sub> ↓	- - - -	504 ↓	- - - -	450 ↓	- - - -	450 ↓	μA <sub>dc</sub> ↓	2 3 5 6	- - - -	3, 5, 6 2, 5, 6 2, 3, 6 2, 3, 5	- - - -	14 ↓	1 ↓	7 ↓
Output Leakage Current	I <sub>CEX</sub>	1	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	1	-	-	2, 3, 5, 6	14	-	7
Output Voltage	V <sub>out</sub>	1 ↓	- - -	710 ↓	- - -	300 ↓	- - -	320 ↓	mV <sub>dc</sub> ↓	- - -	574 ↓	- - -	400 ↓	- - -	370 ↓	mV <sub>dc</sub> ↓	- - - -	2 3 5 6	- - - -	- - -	14 ↓	1 ↓	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7
Saturation Voltage	V <sub>CE(sat)</sub>	1 ↓	- - -	200 ↓	- - -	210 ↓	- - -	280 ↓	mV <sub>dc</sub> ↓	- - -	290 ↓	- - -	260 ↓	- - -	340 ↓	mV <sub>dc</sub> ↓	- - - -	- - 5 6	- 3 5 6	- - -	14 ↓	1 ↓	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7


Ground inputs of expander not under test. Other pins not listed are left open.

\* Resistor Value to  $V_{CC}$ .


# MC985 • MC885

Available in TO-86 flat package, add "F" suffix.

Four 2-input expanders housed in a single package increase the input capability of MRTL gates.



When an expander is added to a gate, subtract 0.4 load unit from the output of the gate for each expander circuit added.



V<sub>CC</sub> connection to pin 14 not shown.

TYPICAL RESISTANCE  
VALUE  
R1 = 450 Ω

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
Other expanders are tested in the same manner.

@Test Temperature			TEST VOLTAGE VALUES						Gnd
			(Volts)					(Ohms)	
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>	
MC985	-55°C	1.014	1.014	1.50	0.710	3.00	680		
	+25°C	0.844	0.815	1.50	0.565	3.00	680		
	+125°C	0.674	0.674	1.50	0.320	3.00	680		
MC885	0°C	0.909	0.909	1.50	0.574	3.00	680		
	+25°C	0.844	0.844	1.50	0.554	3.00	680		
	+100°C	0.710	0.710	1.50	0.370	3.00	680		
Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>	
Min	Max								
-	450	μA <sub>dc</sub>	1	-	2	-	14	3	7
-	450	μA <sub>dc</sub>	2	-	1	-	14	3	7
-	225	μA <sub>dc</sub>	3	-	-	1, 2	14	-	7
-	370	mV <sub>dc</sub>	-	1	-	-	14	3	2, 7
-	370	mV <sub>dc</sub>	-	2	-	-	14	3	1, 7
-	340	mV <sub>dc</sub>	-	-	1	-	14	3	2, 7
-	340	mV <sub>dc</sub>	-	-	2	-	14	3	1, 7

Ground inputs of expanders not under test.


Other pins not listed are left open.

\* Resistor Value to  $V_{CC}$ .

# MC9919 • MC9819

Available in TO-86 flat package, add "F" suffix.

Six individual expanders are contained in a single package providing increased input capability for MRTL gates.




$t_{pd} = 12 \text{ ns}$

$P_D = 13 \text{ mW typ (Input High)}$   
Negligible (Inputs Low)

NUMBER IN PARENTHESIS INDICATES  
MRTL LOADING FACTOR.

When an expander is added to a gate, subtract 0.4 load from the output of the gate for each expander circuit added. The input loading factor of the expanded gate is 1.3. Pin 14 of the expander must be connected to  $V_{CC}$ .



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES						Gnd
	(Volts)					(Ohms)	
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
MC9919	−55°C	1.014	1.014	1.50	0.710	3.00	680
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	680
MC9819	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	680


Characteristic	Symbol	Pin Under Test	MC9919 Test Limits							MC9819 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			−55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	1	-	495	-	435	-	470	μA <sub>dc</sub>	-	504	-	450	-	450	μA <sub>dc</sub>	1	-	-	-	14	6	7
Output Leakage Current	I <sub>CEX</sub>	6	-	100	-	218	-	235	μA <sub>dc</sub>	-	100	-	225	-	225	μA <sub>dc</sub>	6	-	-	1	14	-	7
Output Voltage	V <sub>out</sub>	6	-	710	-	300	-	320	mV <sub>dc</sub>	-	574	-	400	-	370	mV <sub>dc</sub>	-	1	-	-	14	6	7
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	200	-	210	-	280	mV <sub>dc</sub>	-	290	-	260	-	340	mV <sub>dc</sub>	-	-	1	-	14	6	7

Ground inputs of expanders not used in test. Other pins not listed are left open.


\* Resistor value to V<sub>CC</sub>.







**LOW-POWER**  
**mW MRTL**  
**INTEGRATED CIRCUITS**  
**MC908/MC808 SERIES**



# LOW POWER

# mW MRTL

## INTEGRATED CIRCUITS

Low-power mW MRTL circuits are designed for use where minimal system power consumption is desired. Typical gate speed is 27 ns, with typical power dissipation of 6.5 mW (input high), and 0.5 mW (inputs low) per logic node.

### INDEX

	Page No.
General Information	6-92
Summary of Devices Available in Metal Cans	6-94
Summary of Devices Available in Flat Packages	6-96

### DEVICE SPECIFICATIONS

#### GATES

MC911, MC811	4-Input Gates	6-100
MC928, MC828	5-Input Gates	6-102
MC910, MC810	Dual 2-Input Gates	6-104
MC918, MC818	Dual 3-Input Gates	6-107
MC919, MC819	Dual 4-Input Gates	6-109
MC993, MC893	Triple 3-Input Gates	6-111
MC917, MC817	Quad 2-Input Gates	6-113

#### BUFFERS

MC909, MC809	Buffers	6-115
MC981, MC881	Dual Buffers	6-118
MC998, MC898	Dual Buffers	6-120

#### FLIP-FLOPS

MC913, MC813	Type D Flip-Flops	6-122
MC920, MC820	J-K Flip-Flops	6-126
MC922, MC822	J-K Flip-Flops	6-129
MC982, MC882	J-K Flip-Flops	6-132
MC978, MC878	Dual Type D Flip-Flops	6-135
MC976, MC876	Dual J-K Flip-Flops	6-138

#### ADDERS

MC908, MC808	Half Adders	6-141
MC912, MC812	Half Adders	6-143

#### EXPANDERS

MC921, MC821	Expanders	6-146
MC9921, MC9821	Quad 2-Input Expanders	6-148

# **NUMERICAL INDEX** (Functions and Characteristics)

$V_{CC} = 3.0\text{ V} \pm 10\%$  for MC908 Series,  $3.6\text{ V} \pm 10\%$  for MC808 Series;  $T_A = 25^\circ\text{C}$

Function	Type ①		Case	Output Loading Factor Each Output	Propa- gation Delay $t_{pd}$ ns typ	Total Power Dissipation ② mW typ/pkg		Page No.
	0 to +75°C	−55 to +125°C				MC808 Series	MC908 Series	
Half Adder	MC808	MC908	72,96	4	60	19/12.5	14/8.5	6-141
2-Input Buffer	MC809	MC909	72,96	30	57	7.0/23	5.5/16	6-115
Dual 2-Input NOR Gate	MC810	MC910	72,96	4	27	10/2.5	8.0/1.0	6-104
Dual 4-Input OR/NOR Gate	MC811	MC911	72,96	4	60	8.0/5.5	6.0/3.5	6-100
Half Adder	MC812	MC912	72,96	4	66	15.5/10.5	11.5/5.5	6-143
Type D Flip-Flop	MC813	MC913	72,96	3	75	24/17.5 ③	17.5/13 ③	6-122
Quad 2-Input NOR Gate	MC817	MC917	83	4	27	20/5.0	16/2.5	6-113
Dual 3-Input NOR Gate	MC818	MC918	72,96A	4	27	12/2.5	9.5/1.0	6-107
Dual 4-Input NOR Gate	MC819	MC919	83	4	27	13/2.5	11/1.0	6-109
J-K Flip-Flop	MC820	MC920	72,96	2	50	20.5/14.5 ④	15.5/10 ④	6-126
Dual 2-Input Gate Expander	MC821	MC921	72,96	—	27	3.0/—	3.0/—	6-146
J-K Flip-Flop	MC822	MC922	72,96A	4	70	24/20 ④	17.5/13 ④	6-129
5-Input NOR Gate	MC828	MC928	72,96	4	27	7.5/1.0	6.5/0.5	6-102
Dual J-K Flip-Flop	MC876	MC976	83	2	50	41/29 ④	31/20 ④	6-138
Dual Type D Flip-Flop	MC878	MC978	83	3	60	48/35 ③	35/26 ③	6-135
Dual Buffer	MC881	MC981	96	30	57	14/46	11/32	6-118
J-K Flip-Flop	MC882	MC982	96	2	80	23/21 ④	15/13 ④	6-132
Triple 3-Input NOR Gate	MC893	MC993	83	4	27	18/3.5	14/2.0	6-111
Dual 2-Input Buffer	MC898	MC998	83	30	57	14/46	11/32	6-120
Quad 2-Input Expander	MC9821	MC9921	83	—	27	20/—	20/—	6-148

① G suffix denotes Metal Can, F suffix denotes Flat Package; i.e., MC818G = Metal Can, MC818F = Flat Package.


② Input High/Inputs Low unless otherwise noted.

③ Direct Set and Direct Clear Low, All Other Inputs High/All Inputs Low

④ Only Clock Input High/All Inputs Low

## GENERAL INFORMATION

## mW MRT L MC908/808 series



### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage	—	+4.0	Vdc
Power Supply Voltage (Pulsed $\leq 1.0$ s)	—	+12	Vdc
Operating Temperature Range MC908 Series MC808 Series	$T_A$	-55 to +125 0 to +75	$^{\circ}\text{C}$
Storage Temperature Range	$T_{\text{stg}}$	-65 to +150	$^{\circ}\text{C}$

### TEST CONDITION TOLERANCES

$V_{\text{BOT}} = \pm 10 \text{ mV}$

$V_{\text{CC}} = \pm 10 \text{ mV}$

$V_{\text{in}} = \pm 2 \text{ mV}$

$V_{\text{on}} = \pm 2 \text{ mV}$

$V_{\text{off}} = \pm 2 \text{ mV}$


### DEFINITIONS

$I_{A2}, I_{A3}, I_{A4}$	Minimum available output current from a device with an output loading of 2, 3, or 4.	$V_{\text{CE(sat)}}$	Maximum saturation voltage with $V_{\text{BOT}}$ applied into the input.
$I_{AB}$	Minimum available output current from a buffer. Output voltage not to fall below the value of $V_{\text{on}}$ .	$V_{\text{in}}$	Minimum high-level voltage applied to the input of a device.
$I_{AM}$	The maximum available current from the output of a Dual Gate.	$V_{\text{LL}}$	A supply voltage low enough to allow flow of leakage currents only.
$I_{\text{CEX}}$	Collector current of a circuit when $V_{\text{in}}$ is applied to the output pin and $V_{\text{off}}$ is applied to the input pins.	$V_{\text{off}}$	The maximum voltage which may be applied to an input terminal without turning the transistor on.
$0.8 I_{\text{in}}$	The current drawn from the $V_{\text{in}}$ supply by an inverter transistor for a fan-in of 1.	$V_{\text{on}}$	The minimum voltage which may be applied to an input terminal that will turn the transistor on.
$I_{\text{in}}$	Maximum input current drawn by one input of a gate with $V_{\text{in}}$ applied. All other gate inputs are returned to $V_{\text{BOT}}$ .	$V_{\text{out}}$	The maximum output voltage with $V_{\text{on}}$ applied to the input.
$1.8 I_{\text{in}}$	Current drawn from the $V_{\text{in}}$ supply by the Toggle pin of the Flip-Flop.	$V_R$	Value of external resistor connected to $V_{\text{CC}}$ for test purposes. $V_{\text{RH}}$ = highest node resistor value $V_{\text{RL}}$ = lowest node resistor value
$2 I_{\text{in}}$	Maximum input current drawn by one input of a device with 2 bases internally tied together.	Release Time	The time that the J or K input data must be held after the negative-going clock input transition in order to propagate correct data.
$I_{\text{L}}$	Isolation leakage current.	Set-Up Time	The time that the J or K input data must be present prior to the negative-going clock input transition in order to propagate correct data.
$V_{\text{BOT}}$	A high-value voltage applied to an input of a device to insure saturation of the driven transistor.		
$V_{\text{CC}}$	Supply voltage.		

### GENERAL RULES



- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
- A gate output connected in parallel with another output reduces the drive capability by  $\frac{1}{2}$  load. (Paralleling gate circuits requires a  $V_{\text{CC}}$  connection to only one of the gates.)
- Any number of gates may be paralleled if the input loading is increased by  $\frac{1}{2}$  load.
- All unused inputs should be returned to ground.

## OUTLINE DIMENSIONS





Pin 4 connected to case.

TO-99




Pin 5 connected to case.

TO-100



Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.

TO-91



Lead 1 identified by color dot or by elbow on lead. All leads electrically isolated from package.


TO-86

## mW MRTL DEVICES AVAILABLE IN METAL CANS

The logic diagrams on these two pages describe the MC908 /MC808 MRTL integrated circuits available in metal cans, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of  $-55$  to  $+125^\circ\text{C}$  with  $V_{CC} = 3.0\text{ V} \pm 10\%$  for the MC908 Series, and  $0$  to  $+75^\circ\text{C}$  with  $V_{CC} = 3.6\text{ V} \pm 10\%$  for the MC808 Series. For the TO-99 metal can,  $V_{CC}$  is applied to pin 8, with ground connected to pin 4. For the TO-100 metal can,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5.


## GATES

MC910G • MC810G  
Dual 2-Input Gate

$$7 = 1 + 2$$

$$t_{pd} = 27\text{ ns typical}$$

Total Power Dissipation mW typ		
	MC910G	MC810G
Input High	8.0	10
Inputs Low	1.0	2.5


MC911G • MC811G  
4-Input Gate

$$6 = 1 + 2 + 3 + 5$$

$$7 = 1 + 2 + 3 + 5$$

$$t_{pd} = 60\text{ ns typical}$$


Total Power Dissipation mW typ		
	MC911G	MC811G
Input High	6.0	8.0
Inputs Low	3.5	5.5

MC918G • MC818G  
Dual 3-Input Gate

$$4 = 1 + 2 + 3$$

$$t_{pd} = 27\text{ ns typical}$$

Total Power Dissipation mW typ		
	MC918G	MC818G
Input High	9.5	12
Inputs Low	1.0	2.5


MC928G • MC828G  
5-Input Gate

$$7 = 1 + 2 + 3 + 5 + 6$$

$$t_{pd} = 27\text{ ns typical}$$

Total Power Dissipation mW typ		
	MC928G	MC828G
Input High	6.5	7.5
Inputs Low	0.5	1.0


## BUFFERS

MC909G • MC809G  
Buffer

$$6 = 2 + 3$$

$$t_{pd} = 57\text{ ns typical}$$

Total Power Dissipation mW typ		
	MC909G	MC809G
Input High	5.5	7.0
Inputs Low	16	23


MC981G • MC881G  
Dual Buffer

$$7 = 1 + 2$$


$$t_{pd} = 57\text{ ns typical}$$

Total Power Dissipation mW typ		
	MC981G	MC881G
Input High	11	14
Inputs Low	32	46


## FLIP-FLOPS

MC913G • MC813G  
Type D Flip-Flop


Total Power Dissipation mW typ		
	MC913G	MC813G
Direct Set and Direct Clear Inputs Low, All other Inputs High	17.5	24
Inputs Low	13	17.5

MC920G • MC820G  
J-K Flip-Flop

Total Power Dissipation mW typ		
	MC920G	MC820G
Only Clock Input High	15.5	20.5
Inputs Low	10	14.5

MC922G • MC822G  
J-K Flip-Flop

Total Power Dissipation mW typ		
	MC922G	MC822G
Only Clock Input High	17.5	24
Inputs Low	13	20

MC982G • MC882G  
J-K Flip-Flop

Total Power Dissipation mW typ		
	MC982G	MC882G
Only Clock Input High	15	23
Inputs Low	13	21

DIRECT INPUT OPERATION ①			
S <sub>D</sub>	C <sub>D</sub>	Q	Q̄
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

- Clock (T input) must be high.
- The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
- Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
0 = low state  
1 = high state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse  
 $Q_n$  = state of Q output in time period  $t_n$


CLOCKED INPUT OPERATION ③			
$t_n$	$t_{n+1}$	Q	Q̄
0	0	0	1
1	1	0	1
0	0	1	0

DIRECT INPUT OPERATION ① MC922 and MC822 only			
S <sub>D</sub>	C <sub>D</sub>	Q	Q̄
0	0	③	③
1	0	1	0
0	1	0	1
1	1	0	0


- Clock (T) to remain unchanged.
- The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
- Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
0 = low state  
1 = high state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse  
 $Q_n$  = state of Q output in time period  $t_n$

CLOCKED INPUT OPERATION ③ all types			
$t_n$	$t_{n+1}$	Q	Q̄
0	0	0	1
1	1	0	1
0	1	0	1
0	0	1	0

## HALF ADDERS


MC908G • MC808G  
Half Adder

Total Power Dissipation mW typ		
	MC908G	MC808G
Input High	14	19
Inputs Low	8.5	12.5

MC912G • MC812G  
Half Adder

Total Power Dissipation mW typ		
	MC912G	MC812G
Input High	11.5	15.5
Inputs Low	5.5	10.5

## EXPANDER

MC921G • MC821G  
Dual 2-Input Expander

Total Power Dissipation mW typ		
	MC921G	MC821G
Input High	3.0	3.0
Inputs Low	--	--

## LOADING DIAGRAMS

## mW MC908/808 series


### mW MRTL DEVICES AVAILABLE IN FLAT PACKAGES

The logic diagrams on these three pages describe the MC908/MC808 MRTL integrated circuits available in flat packages, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability – fan-out – (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of  $-55$  to  $+125^\circ\text{C}$  with  $V_{CC} = 3.0 \text{ V} \pm 10\%$  for the MC908 Series, and  $0$  to  $+75^\circ\text{C}$  with  $V_{CC} = 3.6 \text{ V} \pm 10\%$  for the MC808 Series. For the TQ-91 flat package,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5. For the TO-86 flat package,  $V_{CC}$  is applied to pin 14, with ground connected to pin 7.

## GATES

### MC910F • MC810F Dual 2-Input Gate




$$9 = 1 + 2$$

$t_{pd} = 27 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC910F	MC810F
Input High	8.0	10
Inputs Low	1.0	2.5

### MC911F • MC811F 4-Input Gate




$$7 = 1 + 2 + 4 + 6$$

$t_{pd} = 60 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC911F	MC811F
Input High	6.0	8.0
Inputs Low	3.5	5.5

### MC917F • MC817F Quad 2-Input Gate




$$3 = 1 + 2$$

$t_{pd} = 27 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC917F	MC817F
Input High	16	20
Inputs Low	2.5	5.0

### MC918F • MC818F Dual 3-Input Gate




$$9 = 1 + 2 + 3$$

$t_{pd} = 27 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC918F	MC818F
Input High	9.5	12
Inputs Low	1.0	2.5

### MC919F • MC819F Dual 4-Input Gate




$$1 = 2 + 3 + 5 + 6$$

$t_{pd} = 27 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC919F	MC819F
Input High	11	1.3
Inputs Low	1.0	2.5

### MC928F • MC828F 5-Input Gate




$$9 = 1 + 2 + 4 + 6 + 7$$

$t_{pd} = 27 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC928F	MC828F
Input High	6.5	7.5
Inputs Low	0.5	1.0

### MC993F • MC893F Triple 3-Input Gate




$$12 = 1 + 2 + 13$$

$t_{pd} = 27 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC993F	MC893F
Input High	14	18
Inputs Low	2.0	3.5

## BUFFERS

### MC909F • MC809F Buffer




$$7 = 2 + 4$$

$t_{pd} = 57 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC909F	MC809F
Input High	5.5	7.0
Inputs Low	16	23

### MC998F • MC898F Dual 2-Input Buffer




$$8 = 9 + 13$$

$t_{pd} = 57 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC998F	MC898F
Input High	11	14
Inputs Low	32	46



## FLIP-FLOPS

MC913F • MC813F  
Type D Flip-Flop $t_{pd} = 75$  ns typical



Total Power Dissipation mW typ		
	MC913F	MC813F
Direct Set and Direct Clear Inputs Low, All other Inputs High	17.5	24
Inputs Low	13	17.5

DIRECT INPUT OPERATION ①			
$S_D$	$C_D$	Q	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
1 = high state  
0 = low state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse

Total Power Dissipation mW typ		
	MC978F	MC878F
Direct Set and Direct Clear Inputs Low, All other Inputs High	35	48
Inputs Low	26	35

CLOCKED INPUT OPERATION ③		
$t_n$	$t_{n+1}$	
S	Q	$\bar{Q}$
1	1	0
0	0	1

MC978F • MC878F  
Dual Type D Flip-Flop $t_{pd} = 60$  ns typicalMC920F • MC820F  
J-K Flip-Flop $t_{pd} = 50$  ns typical


Total Power Dissipation mW typ		
	MC920F	MC820F
Only Clock Input High	15.5	20.5
Inputs Low	10	14.5

## J-K FLIP-FLOP TRUTH TABLES


DIRECT INPUT OPERATION ① MC920 and MC820 only			
$S_D$	$C_D$	Q	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
1 = high state  
0 = low state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse  
 $Q_n$  = state of Q output in time period  $t_n$

CLOCKED INPUT OPERATION ③ all types			
$t_n$	$t_{n+1}$		
S	C	Q	$\bar{Q}$
1	1	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$


MC922F • MC822F  
J-K Flip-Flop $t_{pd} = 70$  ns typical

Total Power Dissipation mW typ		
	MC922F	MC822F
Only Clock Input High	17.5	24
Inputs Low	13	20


MC976F • MC876F  
Dual J-K Flip-Flop $t_{pd} = 50$  ns typical

Total Power Dissipation mW typ		
	MC976F	MC876F
Only Clock Input High	31	41
Inputs Low	20	29

## EXPANDERS

MC921F • MC821F  
Dual 2-Input Expander $t_{pd} = 27$  ns typical


Total Power Dissipation mW typ		
	MC921F	MC821F
Input High	3.0	3.0
Inputs Low	--	--

MC9921F • MC9821F  
Quad 2-Input Expander
 $3 = 1 + 2$   
 $t_{pd} = 27$  ns typical

Total Power Dissipation mW typ		
	MC9921F	MC9821F
Input High	20	20
Inputs Low	--	--

**HALF ADDERS**

**MC908F • MC808F**  
Half Adder




$$9 = (1 + 2) (\bar{4} + \bar{6})$$

$$7 = (\bar{4} + \bar{6})$$

$t_{pd} = 60$  ns typical

Total Power Dissipation mW typ		
	MC908F	MC808F
Input High	14	19
Inputs Low	8.5	12.5

**MC912F • MC812F**  
Half Adder



$$7 = \bar{1} \cdot \bar{2} + \bar{4} \cdot \bar{6}$$



$$9 = (1 + 2) (4 + 6)$$

$t_{pd} = 66$  ns typical


Total Power Dissipation mW typ		
	MC912F	MC812F
Input High	11.5	15.5
Inputs Low	5.5	10.5



**Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.**



PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10




## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC911 Test Limits							MC811 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>In</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								Min	
Input Current	I <sub>In</sub>	a b c e	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	a b c e	- - - -	b, c, e a, c, e a, b, e a, b, c	- - - -	h - - -	- - - -	d - - -	
Output Current	I <sub>A3</sub> I <sub>A4</sub> I <sub>AM</sub>	f g g	350	-	364	-	308	-	μAdc	420	-	430	-	395	-	μAdc	f g g	- - -	- - -	a, b, c, e f f	h - -	- - -	d a, b, c, d, e a, b, c, d, e	
Output Voltage	V <sub>out</sub>	f f f f g	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	- - a b c e f	- - - - - -	- - - - -	- - - - -	h - - - -	- - - - -	b, c, d, e a, c, d, e a, b, d, e a, b, c, d a, b, c, d, e	
Saturation Voltage	V <sub>CE(sat)</sub>	f f f f g	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	a b c e f	- - - - -	- - - - -	- - - - -	h - - - -	- - - - -	b, c, d, e a, c, d, e a, b, d, e a, b, c, d a, b, c, d, e	
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	-	h	a, b, c, d, e	
Switching Time	t	a+g+ a-g-	-	-	-	90 70	-	-	ns ns	-	-	-	-	90 70	-	-	ns ns	Pulse In a a	Pulse Out g g	- - -	- - h	h - h	- - -	b, c, d, e b, c, d, e


Pins not listed are left open.

**MC928 • MC828**


Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.



Provides the positive logic NOR function. Individual gate elements may be paralleled or used with other logic elements for increasing the number of inputs (subject to loading rules).



PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**


## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC928 Test Limits							MC828 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
			Min		Max		Min			Min		Max		Min								Max	
Input Current	I <sub>in</sub>	a b c e f	- - - - -	125 ↓ - - -	- - - - -	130 ↓ - - -	- - - - -	110 ↓ - - -	μAdc ↓ - - -	- - - - -	150 ↓ - - -	- - - - -	140 ↓ - - -	- - - - -	140 ↓ - - -	μAdc ↓ - - -	a b c e f	- - - - -	b, c, e, f a, c, e, f a, b, e, f a, b, c, f a, b, c, e	- - - - -	h ↓ - - -	d ↓ - - -	
Output Current	I <sub>A4</sub>	g	475	-	494	-	418	-	μAdc	570	-	570	-	535	-	μAdc	g	-	-	a, b, c, e, f	h	d	
Output Voltage	V <sub>out</sub>	g g g g g	- - - - -	820 ↓ - - -	- - - - -	300 ↓ - - -	- - - - -	230 ↓ - - -	mVdc ↓ - - -	- - - - -	400 ↓ - - -	- - - - -	350 ↓ - - -	- - - - -	300 ↓ - - -	mVdc ↓ - - -	- - - - -	a b c e f	- - - - -	- - - - -	h ↓ - - -	b, c, d, e, f a, c, d, e, f a, b, d, e, f a, b, c, d, f a, b, c, d, e	
Saturation Voltage	V <sub>CE(sat)</sub>	g g g g g	- - - - -	220 ↓ - - -	- - - - -	220 ↓ - - -	- - - - -	220 ↓ - - -	mVdc ↓ - - -	- - - - -	250 ↓ - - -	- - - - -	250 ↓ - - -	- - - - -	250 ↓ - - -	mVdc ↓ - - -	a b c e f	- - - - -	- - - - -	- - - - -	h ↓ - - -	b, c, d, e, f a, c, d, e, f a, b, d, e, f a, b, c, d, f a, b, c, d, e	
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	h	a, b, c, d, e, f	
Switching time	t	a+g- a-g+	-	-	-	50	-	-	ns	-	-	-	50	-	-	ns	Pulse In	Pulse Out	-	-	h	b, c, d, e, f b, c, d, e, f	
			-	-	-	80	-	-	ns	-	-	-	80	-	-	ns	a	g					


Pins not listed are left open.

**MC910 • MC810**


Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.



Two 2-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**







## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

ELECTRICAL CHARACTERISTICS																	@Test Temperature		TEST VOLTAGE VALUES (Volts)											
																			V <sub>In</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>							
																			MC910							MC810				
Characteristic	Symbol	Pin Under Test	MC910 Test Limits						MC810 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:															
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>In</sub>	V <sub>on</sub>	V <sub>BOT</sub>		V <sub>off</sub>	V <sub>CC</sub>								
			Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min		Max													
Input Current	I <sub>In</sub>	a b	- -	125 125	- -	130 130	- -	110 110	μA <sub>dc</sub> μA <sub>dc</sub>	- -	150 150	- -	140 140	- -	140 140	μA <sub>dc</sub> μA <sub>dc</sub>	a b	- -	b a	- -	h h	d d								
Output Current	I <sub>A4</sub> I <sub>AM</sub>	g g	475 -	- 730	494 -	- 815	418 -	- 830	μA <sub>dc</sub> μA <sub>dc</sub>	570 -	- -	570 -	- -	535 -	- -	μA <sub>dc</sub> -	g g	- -	c c	a, b a, b	h h	d d								
Output Voltage	V <sub>out</sub>	g g	- -	620 820	- -	300 300	- -	230 230	mV <sub>dc</sub> mV <sub>dc</sub>	- -	400 400	- -	350 350	- -	300 300	mV <sub>dc</sub> mV <sub>dc</sub>	- -	a b	- -	- -	h h	b, d a, d								
Saturation Voltage	V <sub>CE(sat)</sub>	g g	- -	220 220	- -	220 220	- -	220 220	mV <sub>dc</sub> mV <sub>dc</sub>	- -	250 250	- -	250 250	- -	250 250	mV <sub>dc</sub> mV <sub>dc</sub>	a b	- -	- -	- -	h h	b, d a, d								
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μA <sub>dc</sub>	-	100	-	100	-	100	μA <sub>dc</sub>	-	-	-	-	h	a, b, d								
Switching Time	t	a+g- a-g+	- -	- -	- -	50 40	- -	- -	ns ns	- -	- -	- -	50 40	- -	- -	ns ns	Pulse In a	Pulse Out g	- -	- -	h h	d d								


Ground input pins of gate not under test. Other pins not listed are left open.

# SWITCHING CHARACTERISTICS




# MC918 • MC818

Available in TO-100 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.




Two 3-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



PIN CONNECTIONS										
Schematic	a	b	c	d	e	f	g	h	i	j
G Package (TO-100)	1	2	3	4	5	6	7	8	9	10
F Package (TO-91)	1	2	3	9	5	4	6	7	8	10

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one gate only.  
Other gates are tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC918 Test Limits							MC818 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	a b c	- - -	125 ↓ -	- - -	130 ↓ -	- - -	110 ↓ -	μAdc ↓ -	- - -	150 ↓ -	- - -	140 ↓ -	- - -	140 ↓ -	μAdc ↓ -	a b c	- - -	b, c a, c a, b	- - -	j ↓ -	e ↓ -	
Output Current	I <sub>A4</sub> I <sub>AM</sub>	d d	475 -	- 730	494 -	- 815	418 -	- 830	μAdc μAdc	570 -	- -	570 -	- -	535 -	- -	μAdc -	d d	- -	g g	a, b, c a, b, c	j j	e e	
Output Voltage	V <sub>out</sub>	d d d	- - -	620 ↓ -	- - -	300 ↓ -	- - -	230 ↓ -	mVdc ↓ -	- - -	400 ↓ -	- - -	350 ↓ -	- - -	300 ↓ -	mVdc ↓ -	- - -	a b c	- - -	- - -	j ↓ -	b, c, e a, c, e a, b, e	
Saturation Voltage	V <sub>CE(sat)</sub>	d d d	- - -	220 ↓ -	- - -	220 ↓ -	- - -	220 ↓ -	mVdc ↓ -	- - -	250 ↓ -	- - -	250 ↓ -	- - -	250 ↓ -	mVdc ↓ -	a b c	- - -	- - -	- - -	j ↓ -	b, c, e a, c, e a, b, e	
Isolation Leakage Current	I <sub>L</sub>	j	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	j	a, b, c, e	
Switching Time	t	b+d- b-d+	- -	- -	- -	50 40	- -	- -	ns ns	- -	- -	- -	50 40	- -	- -	ns ns	Pulse In b	Pulse Out d	- -	- -	j j	a, c, e a, c, e	

Ground input pins of gates not under test. Other pins not listed are left open.


@Test Temperature		TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
MC918	-55°C	0.970	0.935	1.80	0.650	3.00
	+25°C	0.805	0.750	1.80	0.450	3.00
	+125°C	0.590	0.555	1.80	0.260	3.00
MC818	0°C	0.880	0.850	1.80	0.500	3.60
	+25°C	0.830	0.800	1.80	0.480	3.80
	+75°C	0.740	0.710	1.80	0.400	3.60

# MC919 • MC819


Available in TO-86 Flat Package, Add F Suffix.



Two 4-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one gate only.  
Other gates are tested in the same manner.

@Test Temperature			TEST VOLTAGE VALUES (Volts)					
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC919	{	-55°C	0.970	0.935	1.80	0.650	3.00	
		+25°C	0.805	0.750	1.80	0.450	3.00	
		+125°C	0.590	0.555	1.80	0.260	3.00	
MC819	{	0°C	0.880	0.850	1.80	0.500	3.60	
		+25°C	0.830	0.880	1.80	0.460	3.60	
		+75°C	0.740	0.710	1.80	0.400	3.60	
Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
+75°C			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd
Min	Max	Unit						
-	140	μA <sub>dc</sub>	2	-	3, 5, 6	-	14	7
-	↓	↓	3	-	2, 5, 6	-	↓	↓
-			5	-	2, 3, 6	-		
-			8	-	2, 3, 5	-		
535	-	μA <sub>dc</sub>	1	-	8	2, 3, 5, 6	14	7
-	-	-	1	-	8	2, 3, 5, 6	14	7
-	300	mV <sub>dc</sub>	-	2	-	-	14	3, 5, 6,
-	↓	↓	-	3	-	-	↓	2, 5, 6,
-			-	5	-	-		2, 3, 6,
-			-	6	-	-		2, 3, 5,
-	250	mV <sub>dc</sub>	2	-	-	-	14	3, 5, 6,
-	↓	↓	3	-	-	-	↓	2, 5, 6,
-			5	-	-	-		2, 3, 6,
-			6	-	-	-	↓	2, 3, 5,
-	100	μA <sub>dc</sub>	-	-	-	-	14	2,3,5,6,
			Pulse In	Pulse Out				
-	-	ns	2	1	-	-	14	5, 6, 7
-	-	ns	2	1	-	-	14	5, 6, 7


Ground input pins of gates not under test. Other pins not listed are left open.

# TRIPLE 3-INPUT GATES


mW MRTL MC908/808 series

## MC993 • MC893


Available in TO-86 Flat Package, Add F Suffix.



Three 3-input positive logic NOR gates in a single package may be used independently, paralleled for increased number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one gate only.  
Other gates are tested in the same manner.

@Test Temperature			TEST VOLTAGE VALUES (Volts)					
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC993	{	-55°C	0.970	0.935	1.80	0.650	3.00	
		+25°C	0.805	0.750	1.80	0.450	3.00	
		+125°C	0.590	0.555	1.80	0.260	3.00	
MC893	{	0°C	0.880	0.850	1.80	0.500	3.60	
		+25°C	0.830	0.800	1.80	0.460	3.60	
		+75°C	0.740	0.710	1.80	0.400	3.60	
Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
+75°C			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd
Min	Max	Unit						
-	140	μA <sub>dc</sub>	1	-	2, 13	-	14	7
	↓	↓	2	-	1, 13	-	↓	↓
			13	-	1, 2	-		
535	-	μA <sub>dc</sub>	12	-	3, 9	1, 2, 13	14	7
-	-	-	12	-	3, 9	1, 2, 13	14	7
-	300	mV <sub>dc</sub>	-	13	-	-	14	1, 2, 7
-	↓	↓	-	1	-	-	↓	2, 7, 13
-			-	2	-	-		1, 7, 13
-	250	mV <sub>dc</sub>	13	-	-	-	14	1, 2, 7
-	↓	↓	1	-	-	-	↓	2, 7, 13
-			2	-	-	-		1, 7, 13
-	100	μA <sub>dc</sub>	-	-	-	-	14	1, 2, 7, 13
			Pulse In	Pulse Out				
-	-	ns	1	12	-	-	14	2, 7, 13
-	-	ns	1	12	-	-	14	2, 7, 13

Ground input pins of gates not under test. Other pins not listed are left open.




## QUAD 2-INPUT GATES


## mW MRTL MC908/808 series

# MC917 • MC817



**Available in TO-86 Flat Package, Add F Suffix.**



This gate element consists of four 2-input positive logic NOR gate circuits in a single package. Each may be used independently or connected together to form non-inverting gates or flip-flops.



## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one gate only.  
Other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC917 Test Limits							MC817 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							Min	
Input Current	I <sub>in</sub>	1 2	- -	125 125	- -	130 130	- -	110 110	μA <sub>dc</sub> μA <sub>dc</sub>	- -	150 150	- -	140 140	- -	140 140	μA <sub>dc</sub> μA <sub>dc</sub>	1 2	- -	2 1	- -	14 14	7 7	
Output Current	I <sub>A4</sub> I <sub>AM</sub>	3	475	-	494	-	418	-	μA <sub>dc</sub>	570	-	570	-	535	-	μA <sub>dc</sub>	3	-	4, 9, 12	1, 2	14	7	
		3	-	730	-	815	-	830	μA <sub>dc</sub>	-	-	-	-	-	-	-	3	-	4, 9, 12	1, 2	14	7	
Output Voltage	V <sub>out</sub>	3	-	620	-	300	-	230	mV <sub>dc</sub>	-	400	-	350	-	300	mV <sub>dc</sub>	-	1	-	-	14	2, 7	
		3	-	620	-	300	-	230	mV <sub>dc</sub>	-	400	-	350	-	300	mV <sub>dc</sub>	-	2	-	-	14	1, 7	
Saturation Voltage	V <sub>CE(sat)</sub>	3	-	220	-	220	-	220	mV <sub>dc</sub>	-	250	-	250	-	250	mV <sub>dc</sub>	1	-	-	-	14	2, 7	
		3	-	220	-	220	-	220	mV <sub>dc</sub>	-	250	-	250	-	250	mV <sub>dc</sub>	2	-	-	-	14	1, 7	
Isolation Leakage Current	I <sub>L</sub>	14	-	100	-	100	-	100	μA <sub>dc</sub>	-	100	-	100	-	100	μA <sub>dc</sub>	-	-	-	-	14	1, 2, 7	
Switching Time	t	1+3- 1-3+	-	-	-	50 40	-	-	ns ns	-	-	-	50 40	-	-	ns ns	Pulse In	Pulse Out	-	-	14 14	2, 7 2, 7	
																	1	3					
																	1	3					

Ground input pins of gates not under test. Other pins not listed are left open.

@Test  
Temperature

MC917 { -55°C  
+25°C  
+125°C  
MC817 { 0°C  
+25°C  
+75°C

TEST VOLTAGE VALUES (Volts)				
V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
0.970	0.935	1.80	0.650	3.00
0.805	0.750	1.80	0.450	3.00
0.590	0.555	1.80	0.260	3.00
0.880	0.850	1.80	0.500	3.60
0.830	0.800	1.80	0.460	3.60
0.740	0.710	1.80	0.400	3.60


TEST VOLTAGE  
APPLIED TO PINS LISTED BELOW:

# BUFFERS


mW MRTL MC908/808 series

## MC909 • MC809

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.




This buffer is designed to drive a greater number of loads than the basic Resistor Transistor Logic circuit. Returning an input resistor to  $V_{CC}$  allows for capacitive coupling in multivibrator and differentiator applications.



PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	—	6	—	8
F Package (TO-91)	1	2	4	5	6	7	9	10

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC909 Test Limits							MC809 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>RH</sub> *		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max									
Input Current	2I <sub>in</sub>	b c	- -	250 250	- -	260 260	- -	220 220	μA <sub>dc</sub> μA <sub>dc</sub>	- -	300 300	- -	280 280	- -	280 280	μA <sub>dc</sub> μA <sub>dc</sub>	b c	- -	c b	- -	h h	- -	d d	
Output Current	I <sub>AB</sub>	f	3.75	-	4.0	-	3.3	-	mA <sub>dc</sub>	4.5	-	4.5	-	4.5	-	mA <sub>dc</sub>	f	-	-	b, c	h	-	d	
Output Voltage	V <sub>out</sub>	f f	- -	620 620	- -	300 300	- -	230 230	mV <sub>dc</sub> mV <sub>dc</sub>	- -	400 400	- -	350 350	- -	300 300	mV <sub>dc</sub> mV <sub>dc</sub>	- -	b c	- -	- -	h h	f f	c, d b, d	
Saturation Voltage	V <sub>CE(sat)</sub>	f f	- -	220 220	- -	220 220	- -	220 220	mV <sub>dc</sub> mV <sub>dc</sub>	- -	250 250	- -	250 250	- -	250 250	mV <sub>dc</sub> mV <sub>dc</sub>	b c	- -	- -	- -	h h	f f	c, d b, d	
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μA <sub>dc</sub>	-	100	-	100	-	100	μA <sub>dc</sub>	-	-	-	-	h	-	b, c, d	
Switching Time	t	c+f- c-f+	- -	- -	- -	90 70	- -	- -	ns ns	- -	- -	- -	90 70	- -	- -	ns ns	Pulse In c	Pulse Out f	- -	- -	h h	- -	b, d b, d	

Pins not listed are left open. \*Resistor value to V<sub>CC</sub>

PROPAGATION DELAY versus TEMPERATURE




# DUAL 2-INPUT BUFFERS


mW MRTL MC908/808 series

## MC981 • MC881

Available in TO-99 Metal Can, Add G Suffix.




These Buffers are designed to drive a greater number of loads than the basic Resistor Transistor Logic circuit.



$$7 = \overline{1 + 2}$$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one buffer only.  
The other buffer is tested in the same manner.

@Test Temperature		TEST VOLTAGE VALUES						(k $\Omega$ )
		(Volts)						
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC981	-55°C	0.970	0.935	1.80	0.650	3.00	4.27	
	+25°C	0.805	0.750	1.80	0.450	3.00	4.3	
	+125°C	0.590	0.555	1.80	0.260	3.00	5.0	
MC881	0°C	0.880	0.850	1.80	0.500	3.60	4.3	
	+25°C	0.830	0.800	1.80	0.460	3.60	4.3	
	+75°C	0.740	0.710	1.80	0.400	3.60	4.7	

Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>RH</sub> <sup>+</sup>	Gnd
Min	Max								
-	280	$\mu$ Ade	1	-	2	-	8	-	4
-	280	$\mu$ Ade	2	-	1	-	8	-	4
4.5	-	mAdc	7	-	-	1,2	8	-	4
-	300	mVdc	-	1	-	-	8	7	2,4
-	300	mVdc	-	2	-	-	8	7	1,4
-	250	mVdc	1	-	-	-	8	7	2,4
-	250	mVdc	2	-	-	-	8	7	1,4
-	100	$\mu$ Ade	-	-	-	-	8	-	1,2,3,4,5
			Pulse In	Pulse Out					
-	-	ns	1	7	-	-	8	-	2,4
-	-	ns	1	7	-	-	8	-	2,4


Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to V<sub>CC</sub>.

# DUAL BUFFERS


mW MRTL MC908/808 series

## MC998 • MC898

Available in TO-86 Flat Package, Add F Suffix.




These Buffers are designed to drive a greater number of loads than the basic Resistor Transistor Logic Circuit. Returning an input resistor to  $V_{CC}$  allows for capacitive coupling in multivibrator and differentiator applications.



$$6 = \overline{2 + 5} = \overline{2} \cdot \overline{5}$$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one buffer only.  
The other buffer is tested in the same manner.


@Test Temperature			TEST VOLTAGE VALUES							(kΩ)
			(Volts)							
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>		
MC998	{	-55°C	0.970	0.935	1.60	0.650	3.00	0.500	4.27	
		+25°C	0.605	0.750	1.60	0.450	3.00	0.400	4.3	
		+125°C	0.590	0.555	1.60	0.260	3.00	0.300	5.0	
MC898	{	0°C	0.680	0.650	1.60	0.500	3.60	0.450	4.3	
		+25°C	0.830	0.600	1.60	0.460	3.60	0.400	4.3	
		+75°C	0.740	0.710	1.60	0.400	3.60	0.350	4.7	
Test Limits			TEST VOLTAGE							
			APPLIED TO PINS LISTED BELOW:							
+75°C			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	V <sub>RH</sub> <sup>*</sup>	Gnd
Min	Max	Unit								
-	280	μAdc	2	-	5	-	14	-	-	7
-	280	μAdc	5	-	2	-	14	-	-	7
4.5	-	mAdc	8	-	-	2, 5	14	-	-	7
-	300	mVdc	-	2	-	-	14	-	8	5, 7
-	300	mVdc	-	5	-	-	14	-	6	2, 7
-	250	mVdc	-	-	2	-	14	-	6	5, 7
-	250	mVdc	-	-	5	-	14	-	6	2, 7
-	100	μAdc	-	-	-	-	-	14	-	2, 5, 7
			Pulse In	Pulse Out						
-	-	ns	5	6	-	-	14	-	-	2, 7
-	-	ns	5	6	-	-	14	-	-	2, 7

Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to  $V_{CC}$ .


**MC913 • MC813**

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.

The MC913/MC813 RTL Type D Flip-Flop is a storage element that stores the state of pin b during negative transitions of pin a. The flip-flop is not affected by changes of pin b during either the low or high state of the clock. Using pins c and g as inputs produces a standard R-S flip-flop.



1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $S_D$  and  $C_D$ ) must be low.  
0 = low state  
1 = high state  
t<sub>n</sub> = time period prior to negative transition of clock pulse  
t<sub>n+1</sub> = time period subsequent to negative transition of clock pulse



PIN CONNECTIONS

Schematic	a	b	c	d	e	f	g	h
G Package (TD-99)	1	2	3	4	5	6	7	8
F Package (TD-91)	1	2	4	5	6	7	9	10

Typical Resistance Values  
R1 = 1.5 k  
R2 = 3.6 k  
R3 = 180  
R4 = 480

## ELECTRICAL CHARACTERISTICS

@Test Temperature		TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>
MC913	-55°C	0.970	0.935	1.80	0.650	3.00	0.500
	+25°C	0.805	0.750	1.80	0.450	3.00	0.400
	+125°C	0.590	0.555	1.80	0.260	3.00	0.300
MC813	0°C	0.880	0.850	1.80	0.500	3.60	0.450
	+25°C	0.830	0.800	1.80	0.460	3.60	0.400
	+75°C	0.740	0.710	1.80	0.400	3.60	0.350


Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd	
+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>		
Min	Max									
-	252	μA <sub>dc</sub>	a	-	-	-	-	h	-	b, c, d, g
-	252		a	-	-	b	-	↓	-	c, d, g
-	140		c	-	-	b	a	-	-	c, d, g
-	↓		g	-	-	-	↓	↓	-	d, g
395	-	μA <sub>dc</sub>	e	a	b, g	c	-	h	-	d
-	-		e	-	g	a, c	-	↓	-	b, d
↓	-		f	-	b	c	a, g	↓	-	d
-	300	mV <sub>dc</sub>	-	c	a, g	-	-	h	-	b, d
-	↓		-	f	a	-	-	↓	-	c, d, g
-	↓		-	-	a, c	-	-	↓	-	b, d
-	250	mV <sub>dc</sub>	c	-	a, g	-	-	h	-	b, d
-	↓		f	-	a	-	a	↓	-	b, c, d, g
-	↓		-	b	g	-	-	-	-	c, d
-	↓		g	-	a, c	-	-	-	-	b, d
-	↓	μA <sub>dc</sub>	e	-	a	-	-	-	-	b, c, d, g
-	↓	-	-	-	c	a, b	↓	↓	-	d, g
-	100	μA <sub>dc</sub>	-	-	-	-	-	-	h	a, b, c, d, g

Pins not listed are left open.

\*The voltage applied to pin a must change from V<sub>RL</sub> to V<sub>off</sub> prior to making measurements.V<sub>RL</sub> = Resistance value to V<sub>CC</sub>; V<sub>RL</sub> = 2.8 k ohms @ -55°C, V<sub>RL</sub> = 2.7 k ohms @ +25°C, V<sub>RL</sub> = 3.0 k ohms @ +125°C  
@ 0°C @ +75°C


### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS

**FIGURE 1**




## SET-UP AND RELEASE TIMES TEST CIRCUIT AND WAVEFORMS

**FIGURE 2A**



**FIGURE 2B**





## SWITCHING TIMES

Test	Fig. No.	ns @ 25°C	
		min	max
$T-Q^*$	1	--	80
$T-Q^*$	1	--	120
$T-Q^*$	1	--	80
$T-Q^*$	1	--	120
$T-S^*$	2	60	--
$T-S^*$	2	30	--
$T-S^*$	2	60	--
$T-S^*$	2	30	--

\*Tie pin b to pin e


SWITCHING TIMES versus TEMPERATURE



**MC920 • MC820**

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.

J-K Flip-Flop with a direct clear input in addition to the clocked inputs.



CLOCKED INPUT OPERATION

$t_n$	$t_{n+1}$	$Q$	$\bar{Q}$
S	C	$Q_n$	$\bar{Q}_n$
1	1	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$

Direct Input ( $C_D$ ) must be low.

0 = low state

1 = high state


$t_n$  = time period prior to negative transition of clock pulse

$t_{n+1}$  = time period subsequent to negative transition of clock pulse.

$Q_n$  = state of Q output in time period  $t_n$ .

PIN CONNECTIONS

Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10



## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS																	TEST VOLTAGE VALUES						
																	(Volts)					(Ohms)	
																	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	
																	@ Test Temperature						
MC920	-55°C	0.970	0.935	1.80	0.650	3.00	0.500																
	+25°C	0.805	0.750	1.80	0.450	3.00	0.400																
	+125°C	0.590	0.555	1.80	0.260	3.00	0.300																
MC820	0°C	0.880	0.850	1.80	0.500	3.60	0.450																
	+25°C	0.830	0.800	1.80	0.460	3.60	0.400																
	+75°C	0.740	0.710	1.80	0.400	3.60	0.350																
Characteristic	Symbol	Pin Under Test	MC920 Test Limits						MC820 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>		V <sub>CC</sub>	V <sub>LL</sub>
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	a	-	125	-	130	-	110	μA <sub>dc</sub>	-	150	-	140	-	140	μA <sub>dc</sub>	a	-	e	-	h	-	d
	2I <sub>in</sub>	b	-	250	-	260	-	220	↓	-	300	-	280	-	280	↓	b	-	a, c	-	-	-	↓
	I <sub>in</sub>	c	-	125	-	130	-	110	↓	-	150	-	140	-	140	↓	c	-	g	-	↓	-	↓
	I <sub>in</sub>	f	-	125	-	130	-	110	↓	-	150	-	140	-	140	↓	f	-	e	-	↓	-	↓
Output Current	I <sub>A2</sub>	e	238	-	247	-	209	-	μA <sub>dc</sub>	270	-	290	-	255	-	μA <sub>dc</sub>	-	e	a, f	-	h	-	d
		g <sup>#</sup>	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	e, f, g	a, c	f	↓	-	↓
Output Voltage	V <sub>out</sub>	e <sup>#</sup>	-	620	-	300	-	230	mV <sub>dc</sub>	-	400	-	350	-	300	mV <sub>dc</sub>	-	g	-	-	h	-	d
		e* <sup>#</sup>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	a, c	-	-	-	-	d, f
		e* <sup>§</sup>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	a, c	-	-	↓
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	f	-	-	-	-	d, e
		g <sup>§</sup>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	-	-	d
		g* <sup>§</sup>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	a, c	-	a	↓	-	d, f
Saturation Voltage	V <sub>CE(sat)</sub>	e <sup>#</sup>	-	220	-	220	-	220	mV <sub>dc</sub>	-	250	-	250	-	250	mV <sub>dc</sub>	-	-	-	f	h	-	d
		g <sup>§</sup>	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	↓	-	-	d, e
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μA <sub>dc</sub>	-	100	-	100	-	100	μA <sub>dc</sub>	-	-	-	-	-	h	d

Pins not listed are left open.

# Pin e = LOW } Set by a momentary ground prior to the application of the negative-going clock pulse.  
 § Pin g = LOW }

\* = Clock Pulse to Pin b. (see Fig. 4)


**MC920, MC820 (continued)**

## SWITCHING TIMES

Test	Fig. No.	Over-All Temperature Range		Unit
		min	max	
T-Q-	2	20	80	ns
T-Q+	2	--	120	ns
C <sub>0</sub> +Q-	3	--	60	ns
C <sub>0</sub> +Q+	3	--	120	ns


**NOTE:** Waveform at the output test point should be  $\frac{1}{2}$  the frequency of the waveform at the input test point.

**FIGURE 1 - TOGGLE MODE TEST CIRCUIT**




## SWITCHING TIME TEST CIRCUITS AND WAVEFORMS


## FIGURE 2



### FIGURE 3



**FIGURE 4**




**SEQUENCE OF EVENTS:**

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground, when applicable.
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_r$  remains within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC820		
T <sub>A</sub>	V <sub>L</sub>	V <sub>H</sub>
+25°C	+460 ± 2.0 mVdc	+850 ± 2.0 mVdc
0°C	+500 ± 2.0 mVdc	+900 ± 2.0 mVdc
+75°C	+400 ± 2.0 mVdc	+760 ± 2.0 mVdc

**FIGURE 5**




**INPUT PULSE REQUIREMENTS:**

$V_{IL} = 0.200 \text{ V max}$   
 $V_{IH} = 0.894 \text{ V min. } 1.500 \text{ V max}$   
 $t \leq 10 \text{ ns}$   
 $t \leq 10 \text{ ns}$   
 $f = 1.0 \text{ MHz typ}$

**NOTE:**  
Measurements for output voltages should be taken at least 100 ns after pulses have occurred.

**FIGURE 6**



**INPUT PULSE REQUIREMENTS:**

$V_{IL} = 0.200 \text{ V max}$   
 $V_{IH} = 0.894 \text{ V min, } 1.500 \text{ V max}$   
 $t \leq 10 \text{ ns}$   
 $t \leq 10 \text{ ns}$   
 $f = 1.0 \text{ MHz typ}$

**SEQUENCE OF EVENTS:**

- A. Apply all dc biases required.
- B. Apply momentary ground to pin indicated. This sets the flip-flop. Momentary ground must occur before the pulses shown above every time, or the flip-flop will toggle to the wrong condition every alternate pulse.
- C. After momentary ground has been released, apply pulses marked above.
- D. Measure voltage of designated output after the pulse measurements for output voltages should be taken at least 100 ns after pulses have occurred.




**MC922 • MC822**


Available in TO-100 Metal Can, Add G Suffix

Available in TO-91 Flat Package, Add F Suffix

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$ , and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .



## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC922 Test Limits							MC822 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	1	-	-	-	10	5
	I <sub>in</sub>	2	-	125	-	130	-	110	↓	-	150	-	140	-	140	↓	2	-	8	-	↓	↓
	2 I <sub>in</sub>	3	-	250	-	260	-	220	↓	-	300	-	280	-	280	↓	3	-	2, 4	-	↓	↓
	I <sub>in</sub>	4	-	125	-	130	-	110	↓	-	150	-	140	-	140	↓	4	-	1	-	↓	↓
	I <sub>in</sub>	8	-	125	-	130	-	110	↓	-	150	-	140	-	140	↓	8	-	-	-	↓	↓
Output Current	I <sub>A4</sub>	7	475	-	494	-	418	-	μAdc	570	-	570	-	535	-	μAdc	-	7, 1	8	-	10	5
		9	475	-	494	-	418	-	μAdc	570	-	570	-	535	-	μAdc	-	8, 9	1	-	10	5
Saturation Voltage	V <sub>CE(sat)</sub>	7	-	220	-	222	-	220	mVdc	-	250	-	250	-	250	mVdc	-	1	-	8	10	5
		7*#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2	-	4	↓	↓
		7*#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	2, 4	↓	↓
		7§*	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2, 4	-	-	↓	↓
		9	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	8	-	1	↓	↓
		9§*	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	2	↓	↓
		9*#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2, 4	-	-	↓	↓
		9§*	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	2, 4	↓	↓


§ Pin 1 = High } Set by momentary application of V<sub>BOT</sub> prior to the negative going clock pulse.  
 # Pin 8 = High }

\* Pin 3 = Clock pulse to pin 3 (see Figure 1).

Pins not listed are left open.

# MC922, MC822 (continued)

## FIGURE 1 - CLOCK PULSE DEFINITION




### SEQUENCE OF EVENTS:

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground, when applicable.
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  remains within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC822		
$T_A$	$V_L$	$V_H$
+25°C	+460 $\pm$ 2.0 mVdc	+850 $\pm$ 2.0 mVdc
0°C	+500 $\pm$ 2.0 mVdc	+900 $\pm$ 2.0 mVdc
+75°C	+400 $\pm$ 2.0 mVdc	+760 $\pm$ 2.0 mVdc

MC922		
$T_A$	$V_L$	$V_H$
+25°C	+450 $\pm$ 2.0 mVdc	+800 $\pm$ 2.0 mVdc
-55°C	+650 $\pm$ 2.0 mVdc	+985 $\pm$ 2.0 mVdc
+125°C	+260 $\pm$ 2.0 mVdc	+605 $\pm$ 2.0 mVdc

## FIGURE 2 - TOGGLE MODE TEST CIRCUIT



$f = 4.0 \text{ MHz}$   
Duty Cycle = 25% to 75%  
 $t_r$  &  $t_f < 10 \text{ ns}$

### NOTE:


Waveform at the output test point should be  $\frac{1}{2}$  the frequency of the waveform at the input test point.

## SWITCHING TIMES

Test	Figure No. 3	Maximum (ns)
$t_{T-Q}$	3B	150
$t_{T-\bar{Q}}$	3B	150
$t_{T-Q+}$	3B	100
$t_{T-\bar{Q}+}$	3B	100
$t_{S+T-}$	3C	50
$t_{S-T-}$	3C	30
$t_{C+T-}$	3C	50
$t_{C-T-}$	3C	30
$t_{T-S+}$	3C	0
$t_{T-S-}$	3C	+5
$t_{T-C+}$	3C	0
$t_{T-C-}$	3C	+5
$t_{C_D+Q-}$	4	140
$t_{C_D+Q+}$	4	70
$t_{S_D+Q-}$	4	140
$t_{S_D+Q+}$	4	70


## SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS

### FIGURE 3A - SET-UP, RELEASE AND SWITCHING TIMES TEST CIRCUIT




$C1 = 20 \text{ pF}$  Including Jig and Probe  
 $C2 = 8.0 \text{ pF}$  Including Jig and Probe  
 $R1 = 1.5 \text{ k ohms} \pm 1.0\%$   
 $D1 = 1N3063$  or Equivalent

### FIGURE 3B - SWITCHING TIME WAVEFORMS




NOTE: Whichever input pin (S or C) is tied to MC909 Buffer on input pin B is at virtual ground when the input is tied to  $V_{BOT}$ .

### FIGURE 3C - SET-UP AND RELEASE TIME




FOR DEFINITIONS OF SET-UP AND RELEASE TIMES, SEE GENERAL INFORMATION SECTION.

### FIGURE 4 - DIRECT SET AND DIRECT CLEAR PROPAGATION DELAY TIME



$f = 1.0 \text{ MHz}$   
 $t_r$  &  $t_f < 10 \text{ ns}$


$C1 = 8.0 \text{ pF}$  Including Jig and Probe  
 $R1 = 1.5 \text{ k ohms} \pm 1.0\%$   
 $D1 = 1N3063$  or EQUIVALENT



**MC982 • MC882**


Available in TO-99 Metal Can, Add G Suffix.

J-K Flip-Flop with a direct clear input in addition to the clocked inputs.

CLOCKED INPUT  
OPERATION ①

$t_n$ ①		$t_{n+1}$ ②	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .



## ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES				
		(Volts)				
		$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$
MC982	@Test Temperature -55°C	0.970	0.935	1.80	0.650	3.00
	+25°C	0.805	0.750	1.80	0.450	3.00
	+125°C	0.590	0.555	1.80	0.260	3.00
MC882	0°C	0.880	0.850	1.80	0.500	3.60
	+25°C	0.830	0.800	1.80	0.460	3.60
	+75°C	0.740	0.710	1.80	0.400	3.60

Characteristic	Symbol	Pin Under Test	MC982 Test Limits							MC882 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	$I_{in}$	1#*	-	125	-	130	-	110	$\mu A_{dc}$	-	150	-	140	-	140	$\mu A_{dc}$	-	-	3	-	8	4, 6
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	2	-	3	-	↓	1, 3, 4, 6
		3*§	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	6	-	1	-	↓	4, 6
Output Current	$I_{A2}$	6	-	250	-	260	-	220	↓	-	300	-	280	-	280	↓	-	-	2, 3, 5	-	↓	4
		2 $I_{in}$	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	3	-	8	1, 4, 6
			-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	1	-	8	3, 4, 6
Saturation Voltage	$V_{CE(sat)}$	5**Δ	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	-	1	-	3	8	4, 6
		5**Δ	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	1, 3	↓	4, 6
		7	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	-	↓	3, 4, 5
		7**◇	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	1, 3	-	-	↓	4
		7**ΔΔ	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	1	↓	4, 6
		7**ΔΔ	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	1, 3	↓	4, 6

Pins not listed are left open.

\* = Pin 2 Clock Pulse a

\*\* = Pin 2 Clock Pulse c

# = Pin 1 Clock Pulse b

§ = Pin 3 Clock Pulse b

† = Pin 5 Clock Pulse b


‡ = Pin 7 Clock Pulse b (See Figure 4.)

Δ Pin 5 = } Momentary ground prior to negative transition of Clock Pulse c.

ΔΔ Pin 7 = }

◇ Pin 6 = } Momentary  $V_{BOT}$  prior to negative transition of Clock Pulse c.


### FIGURE 1 - CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS:

- A. Voltage applied to Clock pin is raised to  $V_H$ ,  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- B. Slashes of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground, when applicable.
- D. Clock pulse is allowed to fall to  $V_L$ ,  $t_f$  remains within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

**FIGURE 2 - TOGGLE MODE TEST CIRCUIT**




Sense frequency should be  $\frac{1}{2}$  that of the Input Pulse.


MC882			MC982		
$T_A$	$V_L$	$V_H$	$T_A$	$V_L$	$V_H$
+25°C	+460 ± 2.0 mVdc	+0.850 ± 2.0 mVdc	+25°C	+450 ± 2.0 mVdc	+0.800 ± 2.0 mVdc
0°C	+500 ± 2.0 mVdc	+0.900 ± 2.0 mVdc	-55°C	+650 ± 2.0 mVdc	+0.985 ± 2.0 mVdc
+75°C	+400 ± 2.0 mVdc	+0.760 ± 2.0 mVdc	+125°C	+260 ± 2.0 mVdc	+0.605 ± 2.0 mVdc

## SWITCHING TIME TEST CIRCUITS AND WAVE FORMS

**FIGURE 3A**




**FIGURE 3B**



## SWITCHING TIMES

Test	Fig. No.	ns @ +25°C	
		min	max
$\tau_{T-Q-}$	3A	40	140
$\tau_{T-Q+}$	3A	70	195
$\tau_{T-\bar{Q}-}$	3A	40	140
$\tau_{T-\bar{Q}+}$	3A	70	195
$\tau_{\bar{Q}+Q+}$	3A	30	100
$\tau_{\bar{Q}-Q-}$	3A	5	40
$\tau_{C_D+Q-}$	3B	55	—
$\tau_{C_D+\bar{Q}+}$	3B	5	—

**FIGURE 4 - CORRELATION OF  
CLOCK PULSE a, b, & c**




The negative transition of Clock Pulse a must precede the negative transition of Clock Pulse b.

**MC978 • MC878**

Available in TO-86 Flat Package, Add F Suffix.

The type "D" Flip-Flop is a storage element that stores the state of the S input during negative transitions of the T input. The flip-flop state is not affected by changes in the S input during either the low or the high state of the T input.  $S_D$  and  $C_D$  inputs may be used for asynchronous operation.


DIRECT INPUT  
OPERATION ③

$S_D$	$C_D$	Q	$\bar{Q}$
0	0	0	0
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT  
OPERATION ④

$t_n$ ⑤	Q	$\bar{Q}$
S	Q	$\bar{Q}$
1	1	0
0	0	1

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_C = C_C = 0$ . The output state cannot be predetermined in the case when the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $S_D$  and  $C_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .



Typical Resistance Values

R1 = 1.5 k  
R2 = 3.6 k  
R3 = 180  
R4 = 480

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

																	TEST VOLTAGE VALUES						Grd	
																	(Volts)							
																	V <sub>In</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>		
																	@Test Temperature							
MC978	{	-55°C	0.970	0.935	1.80	0.650	3.00	0.500																
		+25°C	0.805	0.750	1.80	0.450	3.00	0.400																
		+125°C	0.590	0.555	1.80	0.260	3.00	0.300																
		0°C	0.880	0.850	1.80	0.500	3.60	0.450																
MC878	{	+25°C	0.830	0.800	1.80	0.460	3.60	0.400																
		+75°C	0.740	0.710	1.80	0.400	3.60	0.350																
																	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Grd	
Characteristic	Symbol	Pin Under Test	MC978 Test Limits						MC878 Test Limits						V <sub>In</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>				
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit								
Input Current	1.8 I <sub>in</sub>	1	-	225	-	234	-	198	μA <sub>dc</sub>	-	270	-	252	-	252	μA <sub>dc</sub>	1	-	6	-	14	-	-	2, 5, 7
	1.8 I <sub>in</sub>	1	-	225	-	234	-	198	μA <sub>dc</sub>	-	270	-	252	-	252	μA <sub>dc</sub>	1	-	-	-	-	-	-	2, 5, 6, 7
	I <sub>in</sub>	2#	-	125	-	130	-	110	μA <sub>dc</sub>	-	150	-	140	-	140	μA <sub>dc</sub>	2	-	-	-	-	-	-	5, 6, 7
		5#	-	↓	-	↓	-	↓	μA <sub>dc</sub>	-	↓	-	↓	-	↓	μA <sub>dc</sub>	5	-	6	-	-	-	-	2, 7
		6#	-	↓	-	↓	-	↓	μA <sub>dc</sub>	-	↓	-	↓	-	↓	μA <sub>dc</sub>	6	-	-	-	↓	-	-	2, 5, 7
Output Current	I <sub>A3</sub>	3	350	-	364	-	308	-	μA <sub>dc</sub>	420	-	430	-	395	-	μA <sub>dc</sub>	3	1	5	2	14	-	-	6, 7
		3#	↓	-	↓	-	↓	-	μA <sub>dc</sub>	↓	-	↓	-	↓	-	μA <sub>dc</sub>	3	6	5	2	-	-	-	7
		4	↓	-	↓	-	↓	-	μA <sub>dc</sub>	↓	-	↓	-	↓	-	μA <sub>dc</sub>	4	1	2, 6	5	↓	-	-	↓
		4#	↓	-	↓	-	↓	-	μA <sub>dc</sub>	↓	-	↓	-	↓	-	μA <sub>dc</sub>	4	-	2	5, 6	↓	-	-	↓
Output Voltage	V <sub>out</sub>	3	-	620	-	300	-	230	mV <sub>dc</sub>	-	400	-	350	-	300	mV <sub>dc</sub>	-	2	1, 5	-	14	-	-	6, 7
		3	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	4	1	-	-	-	-	2, 5, 6, 7
		4	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	5	1, 2	-	-	-	-	6, 7
		4	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	3	1	-	↓	-	-	2, 5, 6, 7
Saturation Voltage	V <sub>CE(sat)</sub>	3	-	220	-	220	-	220	mV <sub>dc</sub>	-	450	-	400	-	350	mV <sub>dc</sub>	2	-	1, 5	-	14	-	-	6, 7
		3	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	4	-	1	-	-	-	-	2, 5, 6, 7
		3*	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	-	1	5	-	-	-	6, 7
		3§†	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	-	-	6	-	-	-	2, 7
		3#‡	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	-	5	-	-	-	-	2, 7
		4	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	5	-	1, 2	-	-	-	-	6, 7
		4	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	3	-	1	-	-	-	-	2, 5, 6, 7
		4†	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	-	1	2	-	-	-	6, 7
		4§*	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	6	-	-	-	-	-	5, 7
		4#**	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	↓	-	↓	-	↓	mV <sub>dc</sub>	-	-	2	-	↓	-	-	5, 7
Current Leakage	I <sub>L</sub>	14	-	100	-	100	-	100	μA <sub>dc</sub>	-	100	-	100	-	100	μA <sub>dc</sub>	-	-	-	-	-	14	-	1, 2, 5, 6, 7

# = Pin 1 Clock Pulse a  
§ = Pin 1 Clock Pulse b  
\* = Pin 2 Data Pulse a

\*\* = Pin 6 Data Pulse a  
† = Pin 5 Data Pulse a  
‡ = Pin 6 Data Pulse b  
See Figure 4

Ground inputs of flip-flop not under test. Other pins not listed are left open.



FIGURE 1 - CLOCK PULSE DEFINITION




FIGURE 2 - SWITCHING TIMES TEST AND WAVEFORMS




FIGURE 3A - SET UP AND RELEASE TIMES TEST CIRCUIT




FIGURE 3B - INPUT PULSE WIDTHS FOR SET UP AND RELEASE TIMES






FIGURE 4 - CORRELATION OF CLOCK PULSE a &amp; b AND DATA PULSE a &amp; b



**MC976 • MC876**


Available in TO-86 Flat Package, Add F Suffix.

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.

CLOCKED INPUT  
OPERATION<sup>ⓐ</sup>

$t_n$ <sup>ⓐ</sup>		$t_{n+1}$ <sup>ⓐ</sup>	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ <sup>ⓐ</sup>	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ <sup>ⓐ</sup>

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .



## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one flip-flop only.  
The other flip-flop is tested in the same manner.

ELECTRICAL CHARACTERISTICS										@Test Temperature		MC976						MC876						TEST VOLTAGE VALUES (Volts)																		
																								V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>													
Test procedures shown are for one flip-flop only. The other flip-flop is tested in the same manner.										MC976		-55°C		+25°C		+125°C		Unit		0°C		+25°C		+75°C		Unit		APPLIED TO PINS LISTED BELOW:							Gnd							
																												V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>									
Input Current	I <sub>in</sub>	1	-	125	-	130	-	110	μA <sub>dc</sub>	-	150	-	140	-	140	μA <sub>dc</sub>	1	-	3	-	14	-	7	↓																		
		4	-	125	-	130	-	110	↓	-	150	-	140	-	140	↓	4	-	2	-	↓	-	↓																			
		2 I <sub>in</sub>	5	-	250	-	260	-	220	↓	-	300	-	280	-	280	↓	5	-	4, 6	-	↓	-		↓																	
		I <sub>in</sub>	6	-	125	-	130	-	110	↓	-	150	-	140	-	140	↓	6	-	3	-	↓	-		↓																	
Output Current	I <sub>A2</sub>	2*	270	-	280	-	240	-	μA <sub>dc</sub>	320	-	320	-	300	-	μA <sub>dc</sub>	-	2	4	1	14	-	7	↓																		
		3	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	3	1, 6	-	↓	-	↓																				
		3	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	1, 3	6	-	↓	-	↓																			
		3	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	6	6	-	↓	-	↓																			
Output Voltage	V <sub>out</sub>	2	-	620	-	300	-	230	mV <sub>dc</sub>	-	400	-	350	-	300	mV <sub>dc</sub>	-	1	-	-	14	-	3, 7	↓																		
		2**	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	-	↓	-	7																			
		2**#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4, 6	-	-	↓	-	1, 7																			
		2*#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	-	↓	-	↓																			
		2*#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	6	4, 6	↓	-		↓																	
		3*	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2	-	-	↓	-	7																			
		3*#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4, 6	-	-	↓	-	1, 7																			
		3**#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	4	↓	-	↓																			
		3**#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	4, 6	↓	-	↓																			
Saturation Voltage	V <sub>CE(sat)</sub>	2	-	220	-	220	-	220	mV <sub>dc</sub>	-	250	-	250	-	250	mV <sub>dc</sub>	-	-	1	-	14	-	3, 7	↓																		
		2**	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	↓	-	7																			
		3*	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	1	↓	-	7																			
Current Leakage	I <sub>L</sub>	14	-	100	-	100	-	100	μA <sub>dc</sub>	-	100	-	100	-	100	μA <sub>dc</sub>	-	-	-	-	-	14	1, 4, 5, 6, 7																			

# = Clock Pulse to Pin 5, see Figure 1.


Ground inputs of flip-flop not under test. Other pins not listed are left open.

\* = Pin 3 Low | Set by a momentary ground prior to the application of the negative-going clock pulse.

\*\* = Pin 2 Low |

## MC976, MC876 (continued)

FIGURE 1 - CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS:

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground, when applicable.
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  remains within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.


MC876

$T_A$	$V_L$	$V_H$
+25°C	+460 $\pm$ 2.0 mVdc	+0.850 $\pm$ 2.0 mVdc
0°C	+500 $\pm$ 2.0 mVdc	+0.900 $\pm$ 2.0 mVdc
+75°C	+400 $\pm$ 2.0 mVdc	+0.760 $\pm$ 2.0 mVdc

MC976

$T_A$	$V_L$	$V_H$
+25°C	+450 $\pm$ 2.0 mVdc	+0.800 $\pm$ 2.0 mVdc
-55°C	+650 $\pm$ 2.0 mVdc	+0.985 $\pm$ 2.0 mVdc
+125°C	+260 $\pm$ 2.0 mVdc	+0.605 $\pm$ 2.0 mVdc

FIGURE 2 - TOGGLE MODE TEST CIRCUIT




Pulse Input  
 $f = 3.0 \text{ MHz}$   
 Duty Cycle = 35% to 65%

$t_r$  &  $t_f < 10 \text{ ns}$   
 $V_H = 1.0 \text{ V}$   
 $V_L = 0 \text{ V}$

The circuit should toggle with an output pulse frequency of 1.5 MHz when the duty cycle varies between 35% and 65%.


## SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS

FIGURE 3A



TEST	MAXIMUM (ns @ +25°C)
$t_{T-Q-}$	85
$t_{T-Q+}$	125
$t_{C_D+Q-}$	65
$t_{C_D+Q+}$	125


FIGURE 3B




Negative clock pulse transition may cause  $\bar{Q}$  to go low for as long as 100 ns.

# MC908 • MC808

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.



The MC908/MC808 is an RTL half-adder. The binary half-adder function can be performed by connecting pin a to pin c and pin b to pin e. The "SUM" is available on pin g while the "CARRY" is available on pin f. The device is also used as a data selector by connecting pin a to pin c and using pins b and e as data inputs. A full adder can be devised by utilizing two MC908/MC808s and one MC911/MC811.




$$g = (a + b) (\bar{c} + \bar{e})$$

$$f = \bar{c} + \bar{e}$$

PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




## ELECTRICAL CHARACTERISTICS


ELECTRICAL CHARACTERISTICS																				@Test Temperature		TEST VOLTAGE VALUES					
																						(Volts)					
																						V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>
MC908	-55°C	0.970	0.935	1.80	0.650	3.00	0.500																				
	+25°C	0.805	0.750	1.80	0.450	3.00	0.400																				
	+125°C	0.590	0.555	1.80	0.260	3.00	0.300																				
MC808	0°C	0.880	0.850	1.80	0.500	3.60	0.450																				
	+25°C	0.830	0.800	1.80	0.460	3.60	0.400																				
	+75°C	0.740	0.710	1.80	0.400	3.60	0.350																				
Characteristic	Symbol	Pin Under Test	MC908 Test Limits						MC808 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:												
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		V <sub>in</sub>		V <sub>on</sub>		V <sub>BOT</sub>		V <sub>off</sub>		V <sub>CC</sub>		V <sub>LL</sub>		Gnd
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Current	I <sub>in</sub>	a	-	125	-	130	-	110	μAde	-	150	-	140	-	140	μAde	a	-	b	-	h	-	-	-	c, d, e		
	0.8 I <sub>in</sub>	b	-	125	-	130	-	110	↓	-	150	-	140	-	140	↓	b	-	a	-	↓	-	-	-	c, d, e		
		c	-	100	-	104	-	88	↓	-	120	-	112	-	112	↓	c	-	-	-	↓	-	-	-	a, b, d, e		
		e	-	100	-	104	-	88	↓	-	120	-	112	-	112	↓	e	-	-	-	↓	-	-	-	a, b, c, d		
Output Current	I <sub>A3</sub>	f	350	-	364	-	308	-	μAde	420	-	430	-	395	-	μAde	f	c, e	-	-	h	-	-	-	a, b, d		
	I <sub>A4</sub>	g	475	-	494	-	418	-	↓	570	-	570	-	535	-	↓	g	a	-	c, e	↓	-	-	-	b, d		
		g	475	-	494	-	418	-	↓	570	-	570	-	535	-	↓	g	b	-	c, e	↓	-	-	-	a, d		
Output Voltage	V <sub>out</sub>	g	-	620	-	300	-	230	mVde	-	400	-	350	-	300	mVde	-	f	a, b, c, e	-	h	-	-	-	d		
Saturation Voltage	V <sub>CE(sat)</sub>	f	-	220	-	220	-	220	mVde	-	250	-	250	-	250	mVde	-	-	c	e	h	-	-	-	a, b, d		
		f	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	e	c	↓	-	-	-	a, b, d		
		g	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	a, b	-	↓	-	-	-	c, d, e		
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	f	-	a, b, c, e	-	↓	-	-	-	d		
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAde	-	100	-	100	-	100	μAde	-	-	-	-	-	h	-	-	-	a, b, c, d, e	
Switching Time	t	c-g+ c-g-	-	-	-	80 100	-	-	ns ns	-	-	-	80 100	-	-	ns ns	Pulse In c	Pulse Out g	b, e b, e	-	h h	-	-	-	a, d a, d		

# MC912 • MC812

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.



The MC912/MC812 is an RTL Half-Adder. By applying the complement of pins a and b to pins c and e, the "SUM" and "NOT SUM" functions of a binary half-adder are produced on pin g and f respectively.




$$f = \overline{a \cdot b} + \overline{c \cdot e}$$

$$g = (a + b) (c + e)$$

PIN CONNECTIONS									
Schematic	a	b	c	d	e	f	g	h	
G Package (TO-99)	1	2	3	4	5	6	7	8	
F Package (TO-91)	1	2	4	5	6	7	9	10	

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC912 Test Limits							MC812 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max									
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max									
Input Current	I <sub>in</sub>	a b c e	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	a b c e	-	b a e c	-	h	-	c, d, e c, d, e a, b, d a, b, d	
Output Current	I <sub>A3</sub>	g	350	-	364	-	308	-	μAdc	420	-	430	-	395	-	μAdc	g	a, c	-	-	h	-	b, d, e	
	I <sub>A3</sub>	g	350	-	364	-	308	-	↓	420	-	430	-	395	-	↓	g	b, e	-	-	↓	-	a, c, d	
	I <sub>A4</sub>	f	475	-	494	-	418	-	↓	570	-	570	-	535	-	↓	f	-	-	-	↓	-	a, b, c, d, e	
Output Voltage	V <sub>out</sub>	f	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	g	a, b, c, e	-	h	-	d	
Saturation Voltage	V <sub>CE(sat)</sub>	f	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	g	-	a, b, c, e	-	h	-	d	
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	c, e	-	↓	-	↓	
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	a, b, c, e	a, b, c, e	↓	-	↓	
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	-	h	a, b, c, d, e	
Switching Time	t	a+f- a-f+	-	-	-	100	-	-	ns	-	-	-	100	-	-	ns	Pulse In	Pulse Out	-	-	-	-	-	
			-	-	-	80	-	-	ns	-	-	-	80	-	-	ns	a	f	e	-	h	-	b, c, d	
			-	-	-	80	-	-	ns	-	-	-	80	-	-	ns	a	f	e	-	h	-	b, c, d	

Input pins not listed are left open.



PROPAGATION DELAY versus TEMPERATURE




**MC921 • MC821**

Available in TO-99 Metal Can, Add G Suffix.

Available in TO-91 Flat Package, Add F Suffix.

This gate expander is designed to increase the fan-in capability of the gates in the mW MRTL line.



NUMBER IN PARENTHESIS INDICATES mW MRTL LOADING FACTOR

$t_{pd} = 27 \text{ ns typ}$


$P_D = 3.0 \text{ mW typ (Input High)}$   
Negligible (Inputs Low)

**NOTES ON USE OF THE MC921/MC821**

1. The input loading factor of the expanded gate is 1.33.
2. Pin h of the expander must be connected to  $V_{CC}$ .
3. The output loading factor of the expanded gate is decreased 0.5 load for every added node.

**PIN CONNECTIONS**

Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10



Typical Resistance Value  
 $R1 = 1.5 \text{ k}$

## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one expander only.  
Other expanders are tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES						
	(Volts)				(k ohms)		
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>RH</sub> *	V <sub>RL</sub> *
MC921	-55°C	0.970	0.935	1.80	0.650	3.00	4.27
	+25°C	0.805	0.750	1.80	0.450	3.00	4.3
	+125°C	0.590	0.555	1.80	0.260	3.00	5.0
MC821	0°C	0.880	0.850	1.80	0.500	3.60	4.3
	+25°C	0.830	0.800	1.80	0.460	3.60	4.3
	+75°C	0.740	0.710	1.80	0.400	3.60	4.7

Characteristic	Symbol	Pin Under Test	MC921 Test Limits							MC821 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>RH</sub> *	V <sub>RL</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		a	b	b	a	h	g	-	
Input Current	I <sub>In</sub>	a	-	125	-	130	-	110	μAde	-	150	-	140	-	140	μAde	a	-	b	-	h	g	-	d
		b	-	125	-	130	-	110	μAde	-	150	-	140	-	140	μAde	b	-	a	-	h	g	-	d
Output Leakage Current	I <sub>CEX</sub>	g	-	5.0	-	5.0	-	40	μAde	-	20	-	20	-	20	μAde	g	-	-	a, b	h	-	-	d
Output Voltage	V <sub>CE(sat)</sub>	g	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	a	-	-	h	-	g	b, d
		g	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	b	-	-	h	-	g	a, d
Saturation Voltage	V <sub>CE(sat)</sub>	g	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	a	-	-	-	h	-	g	b, d
		g	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	b	-	-	-	h	-	g	a, d
Isolation Leakage Current	I <sub>L</sub>	g	-	100	-	100	-	100	μAde	-	100	-	100	-	100	μAde	-	-	-	-	g	-	-	a, b, d
		h	-	100	-	100	-	100	μAde	-	100	-	100	-	100	μAde	-	-	-	-	h	-	-	a, b, d


Ground input pins of expander not under test.  
Other pins not listed are left open.

\*Resistor value to V<sub>CC</sub>.

**MC9921 • MC9821**

Available in TO-86 Flat Package, Add F Suffix.

This element consists of four 2-input expanders in a single package to increase the input capability of mW MRTL gates.




NUMBER IN PARENTHESIS INDICATES mW MRTL LOADING FACTOR

**NOTES ON THE USE OF THE MC9921/MC9821**

$t_{pd} = 27 \text{ ns typ}$

$P_D = 20 \text{ mW typ (Input High)}$   
Negligible (Inputs Low)

1. The input loading factor of the expanded gate is 1.33.
2. Pin 14 of the expander must be connected to  $V_{CC}$ .
3. The output loading factor of the expanded gate is decreased 0.5 load for every added node.



$V_{CC}$  connection to pin 14 not shown  
Typical Resistance Value  
 $R1 = 1.5 \text{ k}$

## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one expander only.  
Other expanders are tested in the same manner.

@Test Temperature		TEST VOLTAGE VALUES						Gnd	
		(Volts)					(k $\Omega$ )		
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
MC9921	-55°C	0.970	0.935	1.80	0.650	3.00	3.6		
	+25°C	0.805	0.750	1.80	0.450	3.00	3.6		
	+125°C	0.590	0.555	1.80	0.260	3.00	4.0		
MC9821	0°C	0.880	0.850	1.80	0.500	3.60	3.6		
	+25°C	0.830	0.800	1.80	0.460	3.60	3.6		
	+75°C	0.740	0.710	1.80	0.400	3.60	3.6		
Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
-	140	$\mu$ A <sub>dc</sub>	1	-	2	-	14	3	7
-	140	$\mu$ A <sub>dc</sub>	2	-	1	-	14	3	7
-	50	$\mu$ A <sub>dc</sub>	3	-	-	1,2	14	-	7
-	300	mV <sub>dc</sub>	-	1	-	-	14	3	2,7
-	300	mV <sub>dc</sub>	-	2	-	-	14	3	1,7
-	250	mV <sub>dc</sub>	1	-	-	-	14	3	2,7
-	250	mV <sub>dc</sub>	2	-	-	-	14	3	1,7

Ground input pins of expanders not under test.  
Other pins not listed are left open.

\*Resistor value to V<sub>CC</sub>.

## ADDITIONS AND MODIFICATIONS


## ADDITIONS AND MODIFICATIONS

## ADDITIONS AND MODIFICATIONS




## ADDITIONS AND MODIFICATIONS





**PLASTIC**  
**MRTL**  
**INTEGRATED CIRCUITS**  
**LOW-POWER**  
**AND**  
**MEDIUM-POWER**  
**MC700P/MC800P SERIES**



# MILLIWATT AND MEDIUM-POWER PLASTIC MRTL INTEGRATED CIRCUITS

This series of MRTL logic circuits is packaged in the molded plastic package to provide exceptional economy. This group contains devices from both the medium-power and low-power groups; the medium-power devices have loading factors normalized for ease of mixing the two power levels in a system.

## INDEX

	<u>Page No.</u>
General Information	6-158
Summary of Devices Available in mW MRTL (low power)	6-159
Summary of Devices Available in MRTL (medium power)	6-162
<b>DEVICE SPECIFICATIONS</b>	
<b>GATES</b>	<b>POWER</b>
MC718P, MC818P	Dual 3-Input Gates      mW MRTL      6-166
MC719P, MC819P	Dual 4-Input Gates      mW MRTL      6-168
MC793P, MC893P	Triple 3-Input Gates      mW MRTL      6-170
MC717P, MC817P	Quad 2-Input Gates      mW MRTL      6-172
MC715P, MC815P	Dual 3-Input Gates      MRTL      6-174
MC725P, MC825P	Dual 4-Input Gates      MRTL      6-176
MC792P, MC892P	Triple 3-Input Gates      MRTL      6-178
MC724P, MC824P	Quad 2-Input Gates      MRTL      6-180
MC771P, MC871P	Quad Exclusive OR Gates      MRTL      6-182
<b>BUFFERS</b>	
MC798P, MC898P	Dual Buffers      mW MRTL      6-184
MC799P, MC899P	Dual Buffers, Inverting      MRTL      6-186
MC788P, MC888P	Dual Buffers, Non-Inverting      MRTL      6-188
<b>FLIP-FLOPS</b>	
MC776P, MC876P	Dual J-K Flip-Flops      mW MRTL      6-190
MC778P, MC878P	Dual Type D Flip-Flops      mW MRTL      6-193
MC722P, MC822P	J-K Flip-Flops      mW MRTL      6-196
MC791P, MC891P	Dual J-K Flip-Flops      MRTL      6-199
MC723P, MC816P	J-K Flip-Flops      MRTL      6-202
MC726P, MC826P	J-K Flip-Flops      MRTL      6-205
MC790P, MC890P	Dual J-K Flip-Flops      MRTL      6-208
<b>INVERTERS</b>	
MC789P, MC889P	Hex Inverters      MRTL      6-211
<b>EXPANDERS</b>	
MC786P, MC886P	Dual 4-Input Expanders      MRTL      6-213
MC785P, MC885P	Quad 2-Input Expanders      MRTL      6-215
MC9721P, MC9821P	Quad 2-Input Expanders      mW MRTL      6-217
MC9719P, MC9819P	Hex Expanders      MRTL      6-219
<b>MULTI-FUNCTION DEVICES</b>	
MC779P, MC879P	1 J-K Flip-Flop, 1 Expander, 2 Buffers      MRTL      6-221
MC787P, MC887P	1 J-K Flip-Flop, 1 Inverter, 2 Buffers      MRTL      6-224
<b>ADDERS and SUBTRACTORS</b>	
MC775P, MC875P	Dual Half-Adders      MRTL      6-227
MC796P, MC896P	Dual Full Adders      MRTL      6-229
MC797P, MC897P	Dual Full Subtractors      MRTL      6-232
<b>SHIFT REGISTERS</b>	
MC784P, MC884P	Dual Half-Shift Registers      MRTL      6-235
MC783P, MC883P	Dual Half-Shift Registers With Inverter      MRTL      6-237

**NUMERICAL INDEX**  
(Functions and Characteristics)

V<sub>CC</sub> = 3.6 V ± 10%, T<sub>A</sub> = 25°C, Case 93

Function	Type		Output Loading Factor each output		Propagation Delay t <sub>pd</sub> ns typ	Total Power Dissipation mW typ/pkg ①	Page No.
	+15 to +55°C	0 to +75°C	MC700 Series	MC800 Series			
<b>MRTL</b>							
Dual 3-Input NOR Gate	MC715P	MC815P	16	5	12	55/15	6-174
J-K Flip-Flop		MC816P	—	3	35	91/79 ②	6-202
J-K Flip-Flop	MC723P		10	—	35	91/79 ②	6-202
Quad 2-Input NOR Gate	MC724P	MC824P	16	5	12	100/30	6-180
Dual 4-Input NOR Gate	MC725P	MC825P	16	5	12	60/15	6-176
J-K Flip-Flop	MC726P	MC826P	16	5	35	100/86 ②	6-205
Quad Exclusive OR Gate	MC771P	MC871P	16	5	12	87	6-182
Dual Half Adder	MC775P	MC875P	16	5	20	120	6-227
1 J-K Flip-Flop, 1 Expander, 2 Buffers	MC779P	MC879P	—	—	—	166/169 ③	6-221
Quad Half-Shift Register	MC783P	MC883P	13	4	22	140	6-237
Quad Half-Shift Register w/Inverter	MC784P	MC884P	13	4	22	100	6-235
Quad 2-Input Expander	MC785P	MC885P	—	—	12	20/—	6-215
Dual 4-Input Expander	MC786P	MC886P	—	—	12	20/—	6-213
1 J-K Flip-Flop, 1 Inverter, 2 Buffers	MC787P	MC887P	—	—	—	163/177 ③	6-224
Dual 3-Input Buffer, non inverting	MC788P	MC888P	80	25	24	145/56	6-188
Hex Inverter	MC789P	MC889P	16	5	12	130/15	6-211
Dual J-K Flip-Flop	MC790P	MC890P	10	3	35	182/158 ②	6-208
Dual J-K Flip-Flop	MC791P	MC891P	16	5	40	190/160 ②	6-199
Triple 3-Input NOR Gate	MC792P	MC892P	16	5	12	82/24	6-178
Dual Full Adder	MC796P	MC896P	13	4	60	84	6-229
Dual Full Subtractor	MC797P	MC897P	13	4	60	84	6-232
Quad Buffer	MC799P	MC899P	80	25	20	50/100	6-186
Hex Expander	MC9719P	MC9819P	—	—	12	13/—	6-219
<b>mW MRTL</b>			<b>All Series</b>				
Quad 2-Input NOR Gate	MC717P	MC817P	4		27	20/5.0	6-172
Dual 3-Input NOR Gate	MC718P	MC818P	4		27	12/2.5	6-166
Dual 4-Input NOR Gate	MC719P	MC819P	4		27	13/2.5	6-168
J-K Flip-Flop	MC722P	MC822P	4		70	24/20 ②	6-196
Dual J-K Flip-Flop	MC776P	MC876P	2		50	41/29 ②	6-190
Dual Type D Flip-Flop	MC778P	MC878P	3		60	48/35 ④	6-193
Triple 3-Input NOR Gate	MC793P	MC893P	4		27	18/3.5	6-170
Dual 2-Input Buffer	MC798P	MC898P	30		57	14/46	6-184
Quad 2-Input Expander	MC9721P	MC9821P	—		27	20/—	6-217

① Inputs High/Inputs Low unless otherwise noted.

② Only Clock Input High/Inputs Low

③ Only Clock Input High on flip-flop, other element Inputs High/Inputs Low


④ Direct Set and Direct Clear Low, All Other Inputs High/All Inputs Low

## GENERAL INFORMATION


## PLASTIC MRTL MC700P/800P series

UNIBLOC®  
PLASTIC PACKAGE  
CASE 93  
TO-116

\*TRADEMARK OF MOTOROLA INC.



TO-116



MAXIMUM RATINGS  
 $T_A = 25^\circ\text{C}$

Rating	Symbol	Value	Unit
Input Voltage	—	$\pm 4.0$	Vdc
Power Supply Voltage (Pulsed $\leq 1.0$ s)	—	+12	Vdc
Operating Temperature Range MC700P Series MC800P Series	$T_A$	+15 to +55 0 to +75	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-55 to +125	$^\circ\text{C}$

### TEST CONDITION TOLERANCES

$V_{BOT} = \pm 10$  mV  $V_{CC} = \pm 10$  mV  $V_{in} = \pm 2$  mV  $V_k = \pm 1\%$   $V_{on} = \pm 2$  mV  $V_{off} = \pm 2$  mV  $V_{LL} = \pm 2$  mV

### DEFINITIONS

$I_{A2}, I_{A3}, I_{A4}, I_{A5}, I_{A10}, I_{A13}, I_{A16}$	Minimum available output current from a device with an output loading factor of 2, 3, 4, 5, 10, 13, and 16 respectively. Output voltage not to fall below the value of $V_{in}$ .
$I_{AB}$	Minimum available output current from a buffer. Output voltage not to fall below the value of $V_{on}$ .
$I_{AM}$	The maximum available current from the output of a Dual Gate.
$I_{CEX}$	Collector current of a circuit when $V_{in}$ is applied to the output pin and $V_{off}$ is applied to the input pins.
$I_{in}$	Maximum input current drawn by one input of a gate with $V_{in}$ applied. All other gate inputs are returned to $V_{BOT}$ .
1.8 $I_{in}$	Current drawn from the $V_{in}$ supply by the Toggle pin of the Flip-Flop.
2 $I_{in}$	Maximum input current drawn by one input of a device with 2 bases internally tied together.
$I_L$	Isolation leakage current.

$I_O$	Output load current.
$V_{BOT}$	A high value voltage applied to an input of a device to insure saturation of the driven transistor.
$V_{CC}$	Supply voltage.
$V_{CE(sat)}$	Maximum saturation voltage with $V_{BOT}$ applied to the input.
$V_{in}$	Minimum high level voltage applied to the input of a device.
$V_{LL}$	A supply voltage low enough to allow flow of leakage currents only.
$V_{off}$	The maximum voltage which may be applied to an input terminal without turning the transistor on.
$V_{on}$	The minimum voltage which may be applied to an input terminal that will turn the transistor on.
$V_{out}$	The maximum output voltage with $V_{on}$ applied to the input.
$V_k$	Value of external resistor connected to $V_{CC}$ for test purposes. $V_{RH}$ = highest node resistor value $V_{RL}$ = lowest node resistor value

### GENERAL RULES

#### EXPANDER RULES:

- The MC785P/885P, MC786P/886P and MC9719P/9819P MRTL expanders can be used to expand medium-power MRTL output nodes only. The MC9721P/9821P expander can be used to expand mW MRTL output nodes only.
  - mW MRTL and MC800 MRTL Series: When using the MC885P, MC886P, MC9819P or MC9721P/9821P subtract 0.5 from the output loading factor of the expanded gate for each expander node that is connected; also increase the input loading factor of the expanded gate by a factor of 1.33.
  - MC700 MRTL Series: When using the MC785P, MC786P or MC9719P subtract 2.0 from the output loading factor of the medium-power MRTL expanded gate for each expander node that is connected; also increase the input loading factor of the medium-power expanded gate by a factor of 3.75.
- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
  - When mixing MRTL and mWMRTL in the same system, the loading factors must be normalized in accordance with the input current of the units being driven.
  - All unused inputs should be returned to ground.

## LOW POWER mW MRTL DEVICES


The logic diagrams shown describe the MC700P/MC800P Series of low-power resistor-transistor logic integrated circuits and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (if on the circuit input terminal) or load driving ability – fan-out – (if on the circuit output terminal).

Using the indicated loading factors, these low-power mW

MRTL circuits are compatible with the medium-power MRTL circuits shown on page 6-162. The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. The loading data is valid over the temperature range of +15 to +55°C for the MC700P Series, and 0 to +75°C for the MC800P Series, with  $V_{CC} = 3.6 \text{ V} \pm 10\%$ .

All elements in the MC700P/MC800P Series operate with  $V_{CC}$  applied to pin 11 and ground connected to pin 4.


## GATES

MC718P • MC818P  
Dual 3-Input Gate

$$3 = 2 + 12 + 13$$

$t_{pd} = 27 \text{ ns}$


$P_D = 12 \text{ mW}$  (Input High)  
2.5 mW (Inputs Low)

MC719P • MC819P  
Dual 4-Input Gate

$$12 = 2 + 3 + 13 + 14$$

$t_{pd} = 27 \text{ ns}$


$P_D = 13 \text{ mW}$  (Input High)  
2.5 mW (Inputs Low)

MC793P • MC893P  
Triple 3-Input Gate

$$3 = 1 + 2 + 14$$

$t_{pd} = 27 \text{ ns}$

$P_D = 18 \text{ mW}$  (Input High)  
3.5 mW (Inputs Low)


MC717P • MC817P  
Quad 2-Input Gate

$$3 = 1 + 2$$

$t_{pd} = 27 \text{ ns}$

$P_D = 20 \text{ mW}$  (Input High)  
5.0 mW (Inputs Low)

## BUFFERS

MC798P • MC898P  
Dual 2-Input Buffer


$$3 = 2 + 13$$

$t_{pd} = 57 \text{ ns}$

$P_D = 14 \text{ mW}$  (Input High)  
46 mW (Inputs Low)

# FLIP-FLOPS

## MC722P • MC822P J-K Flip-Flop



DIRECT INPUT OPERATION ①


$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ③

$t_n$ ④		$t_{n+1}$ ④	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ⑤	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ⑤

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
6. Clock pulse fall time must be  $< 100 \text{ ns}$ .

## MC776P • MC876P Dual J-K Flip-Flop




CLOCKED INPUT OPERATION

$t_n$		$t_{n+1}$	
S	C	Q	$\bar{Q}$
1	1	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock pulse fall time must be  $< 100 \text{ ns}$ .

## MC778P • MC878P Dual Type D Flip-Flop



DIRECT INPUT OPERATION ①

$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0


CLOCKED INPUT OPERATION ③

$t_n$ ④		$t_{n+1}$ ④	
S	C	Q	$\bar{Q}$
1	1	0	0
0	0	1	1

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .



EXPANDERS



## MEDIUM-POWER MRTL DEVICES

The logic diagrams shown describe the MC700P/MC800P Series of medium-power resistor-transistor logic integrated circuits and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis or brackets indicates the input loading factor (if on the circuit input terminal) or load driving ability — fan-out — (if on the circuit output terminal). The bracketed number is the loading factor when working with other medium-power devices; e.g., [1] is the MRTL load factor defined as 1 times the MRTL basic gate input current ( $600 \mu\text{Adc}$  @  $+25^\circ\text{C}$ ). The number in parenthesis is the loading factor when working with mW


MRTL devices; e.g., (3) is the MRTL load factor defined as 3 times the mW MRTL basic gate input current ( $140 \mu\text{Adc}$  @  $+25^\circ\text{C}$ ).

Using the parenthetic loading factors, these medium-power MRTL circuits are compatible with the low-power mW MRTL circuits shown on page 6-159. The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. The loading data is valid over the temperature range of  $+15$  to  $+55^\circ\text{C}$  for the MC700P Series, and  $0$  to  $+75^\circ\text{C}$  for the MC800P Series, with  $V_{CC} = 3.6 \text{ V} \pm 10\%$ .

All elements in the MC700P/800P Series operate with  $V_{CC}$  applied to pin 11 and ground connected to pin 4.

## GATES

MC715P • MC815P  
Dual 3-Input Gate




$$3 = 2 + 12 + 13$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 55 \text{ mW (Input High)}$$

$$15 \text{ mW (Inputs Low)}$$

MC724P • MC824P  
Quad 2-Input Gate






$$3 = 1 + 2$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 100 \text{ mW (Input High)}$$

$$30 \text{ mW (Inputs Low)}$$

MC771P • MC871P  
Quad Exclusive "OR" Gate




$$3 = 1 \cdot 2 + 1 \cdot 2$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 87 \text{ mW}$$

MC725P • MC825P  
Dual 4-Input Gate




$$12 = 2 + 3 + 13 + 14$$

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 60 \text{ mW (Input High)}$$

$$15 \text{ mW (Inputs Low)}$$

MC792P • MC892P  
Triple 3-Input Gate



$$3 = 1 + 2 + 14$$


$$t_{pd} = 12 \text{ ns}$$

$$P_D = 82 \text{ mW (Input High)}$$

$$24 \text{ mW (Inputs Low)}$$


# BUFFERS

**MC788P • MC888P Dual 3-Input Buffer (Non-Inverting)**



$t_{pd} = 24 \text{ ns}$   
 $P_D = 145 \text{ mW (Input High)}$   
 $56 \text{ mW (Inputs Low)}$   
 $14 = 1 + 2 + 3$   
 $13 = 1 + 2 + 3$   
 $12 = 1 + 2 + 3$   
 Outputs 12, 13, or 14 may not be used simultaneously.  
 Outputs 8, 9, or 10 may not be used simultaneously.


**MC799P • MC899P Dual Buffer**



$t_{pd} = 20 \text{ ns}$   
 $P_D = 50 \text{ mW (Input High)}$   
 $100 \text{ mW (Inputs Low)}$   
 $10 = \overline{6}$   
 $5 = \overline{6}$   
 Outputs 2 and 3 may not be used simultaneously.  
 Outputs 5 and 10 may not be used simultaneously.


# HALF-SHIFT REGISTERS

**MC784P • MC884P Dual Half-Shift Register (Without Inverter)**



$14 = \overline{12} (1 + 2)$   
 $12 = \overline{14} (3 + 2)$   
 $t_{pd} = 22 \text{ ns}$   
 $P_D = 100 \text{ mW}$


**MC783P • MC883P Half-Shift Register**



$14 = \overline{12} (1 + 2)$   
 $12 = \overline{14} (3 + 2)$   
 $t_{pd} = 22 \text{ ns}$   
 $P_D = 140 \text{ mW}$


# EXPANDERS

**MC785P • MC885P Quad 2-Input Expander**




$3 = 1 + 2$   
 $t_{pd} = 12 \text{ ns}$   
 $P_D = 20 \text{ mW (Input High)}$   
 Negligible (Inputs Low)

**MC786P • MC886P Dual 4-Input Expander**



$12 = 2 + 3 + 13 + 14$   
 $t_{pd} = 12 \text{ ns}$   
 $P_D = 20 \text{ mW (Input High)}$   
 Negligible (Inputs Low)

**MC9719P • MC9819P Hex Expander**



$7 = \overline{8}$   
 $t_{pd} = 12 \text{ ns}$   
 $P_D = 13 \text{ mW (Input High)}$   
 Negligible (Inputs Low)

## FLIP-FLOPS

DIRECT INPUT  
OPERATION ①


$S_D$	$C_D$	Q	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT  
OPERATION ③  
all types


$t_n$ ④	C	$t_{n+1}$ ④	Q	$\bar{Q}$
S	C	Q	$\bar{Q}$	
1	1	$Q_n$ ⑤	$\bar{Q}_n$	
1	0	1	0	
0	1	0	1	
0	0	$\bar{Q}_n$	$Q_n$ ⑤	

J-K FLIP-FLOP TRUTH TABLES


1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
6. Clock pulse fall time must be  $< 100$  ns.

MC723P • MC816P  
J-K Flip-Flop


$f_{Tog} = 4$  MHz  
 $P_D = 91$  mW (Only Clock Input High)  
 79 mW (Inputs Low)

MC726P • MC826P  
J-K Flip-Flop

$f_{Tog} = 4$  MHz  
 $P_D = 100$  mW (Only Clock Input High)  
 86 mW (Inputs Low)

MC791P • MC891P  
Dual J-K Flip-Flop

$f_{Tog} = 4$  MHz  
 $P_D = 190$  mW (Only Clock Input High)  
 160 mW (Inputs Low)

MC790P • MC890P  
Dual J-K Flip-Flop


$f_{Tog} = 4$  MHz  
 $P_D = 182$  mW (Only Clock Input High)  
 158 mW (Inputs Low)

## MULTIFUNCTION DEVICES

MC779P • MC879P

Multifunction

(1 J-K FLIP-FLOP, 1 EXPANDER, 2 BUFFERS)



	$f_{Tog}$ MHz	$t_{pd}$ ns	$P_D$ mW	
			(Input High)	(Inputs Low)
FLIP-FLOP	4	—	91‡	79
EACH BUFFER	—	15	25	45
EXPANDER	—	12	2.5	Negligible


‡Only Clock Input High

\*Input loading factor is 3 for mW MRTL, or 1 for MRTL, if pin 12 is tied to pin 8 or 9 on the same package.

MC787P • MC887P

Multifunction

(1 J-K FLIP-FLOP, 1 INVERTER, 2 BUFFERS)




	$f_{Tog}$ MHz	$t_{pd}$ ns	$P_D$ mW	
			(Input High)	(Inputs Low)
FLIP-FLOP	4	—	91‡	79
EACH BUFFER	—	15	25	45
INVERTER	—	12	22	8

‡Only Clock Input High

## HALF ADDERS

MC775P • MC875P  
Dual Half Adder



$$13 = (14 + 1) (2 + 3)$$


$$12 = 2 + 3$$

$$t_{pd} = 20 \text{ ns}$$

$$P_D = 120 \text{ mW typ}$$

## INVERTER

MC789P • MC889P  
Hex Inverter



$$t_{pd} = 12 \text{ ns}$$


$$P_D = 130 \text{ mW (Input High)}$$

$$15 \text{ mW (Inputs Low)}$$

$$1 = \overline{14}$$

## FULL ADDER

MC796P • MC896P  
Dual Full Adder



$$C_0 = ABC_1 + A\overline{B}C_1 + \overline{A}BC_1 + \overline{A}\overline{B}C_1$$

$$S = ABC_1 + A\overline{B}C_1 + \overline{A}BC_1 + \overline{A}\overline{B}C_1$$

$$t_{pd} = 60 \text{ ns typical}$$


$$P_D = 84 \text{ mW typical}$$

TRUTH TABLE

Input Logic Level			Output Logic Level	
A	B	C <sub>1</sub>	S	C <sub>0</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## FULL SUBTRACTOR

MC797P • MC897P  
Dual Full Subtractor



$$D = YXB_1 + Y\overline{X}B_1 + \overline{Y}XB_1 + \overline{Y}\overline{X}B_1$$

$$B_0 = \overline{Y}X\overline{B}_1 + Y\overline{X}\overline{B}_1 + YXB_1 + Y\overline{X}B_1$$

$$t_{pd} = 60 \text{ ns typical}$$



$$P_D = 84 \text{ mW typical}$$

TRUTH TABLE

Input Logic Level			Output Logic Level	
X	Y	B <sub>1</sub>	D	B <sub>0</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

## PLASTIC mW MRTL MC700P/800P series

Two 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



NUMBER IN PARENTHESIS  
INDICATES MC718P, MC818P LOADING FACTOR

**t<sub>pd</sub> = 27 ns**  
**P<sub>D</sub> = 12 mW (Input High)**  
**2.5mW (Inputs Low)**

1.5V

0

500 ns

$f = 1.0 \text{ MHz}$   
 $t_r < 10 \text{ ns}$   
 $t_f < 10 \text{ ns}$

1/2 MC817P

TP<sub>in</sub>


1.5 k

1N3036  
OR  
EQUIV

TP<sub>out</sub>

1/4 MC817P

GROUND ALL UNUSED INPUTS.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.

	@ Test Temperature	TEST VOLTAGE VALUES				
		(Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>
MC818P	0°C	0.880	0.850	1.80	0.500	3.60
	+25°C	0.830	0.800	1.80	0.460	3.60
	+75°C	0.740	0.710	1.80	0.400	3.60
MC718P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60


Characteristic	Symbol	Pin Under Test	MC818P Test Limits							MC718P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	2 12 13	-	150	-	140	-	140	μAdc ↓	-	150 ↓	-	150 ↓	-	150 ↓	μAdc ↓	2 12 13	-	12, 13 2, 13 2, 12	-	11 ↓	4 ↓
Output Current	I <sub>A4</sub>	3	570	-	570	-	535	-	μAdc	570	-	570	-	570	-	μAdc	3	-	-	2,12,13	11	4
Output Voltage	V <sub>out</sub>	3 3 3	-	400 ↓	-	350 ↓	-	300 ↓	mVdc ↓	-	400 ↓	-	300 ↓	-	320 ↓	mVdc ↓	-	12 13 2	-	-	11 ↓	2,4,13 2,4,13 4,12,13
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	-	250 ↓	-	250 ↓	-	250 ↓	mVdc ↓	-	220 ↓	-	230 ↓	-	320 ↓	mVdc ↓	-	-	12 13 2	-	11 ↓	2,4,13 2,4,12 4,12,13
Switching Time	t <sub>on</sub> + t <sub>off</sub>	3, 13	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In	Pulse Out	-	-	11	2,4,12
																	13	3				

Ground unused input pins. Other pins not listed are left open.


# DUAL 4-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

## MC719P • MC819P



Two 4-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.




$$12 = 2 + 3 + 13 + 14$$

NUMBER IN PARENTHESIS INDICATES MC719P, MC819P LOADING FACTOR

$t_{pd} = 27 \text{ ns}$   
 $P_D = 13 \text{ mW (Input High)}$   
 $2 \text{ mW (Inputs Low)}$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS






Test procedures are shown for one gate only.  
The other gate is tested in the same manner.


Ground inputs of gate not under test. Other pins not listed are left open.

## PLASTIC mW MRTL MC700P/800P series

Three 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.




**TYPICAL RESISTANCE  
VALUES**  
R1 = 1.5 k  
R2 = 3.6 k



$$3 = \overline{1 + 2 + 14}$$

NUMBER IN PARENTHESIS  
INDICATES MC793P, MC893P LOADING FACTOR

$t_{pd} = 27 \text{ ns}$   
 $P_D = 18 \text{ mW (Input High)}$   
 $3.5 \text{ mW (Inputs Low)}$


[illegible]




# QUAD 2-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

## MC717P • MC817P




Four 2-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



NUMBER IN PARENTHESIS INDICATES MC717P, MC817P LOADING FACTOR

$t_{pd} = 27\text{ ns}$   
 $P_D = 20\text{ mW (Input High)}$   
 $5.0\text{ mW (Inputs Low)}$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

@ Test Temperature			TEST VOLTAGE VALUES					
			(Volts)					
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC817P	0°C		0.880	0.850	1.80	0.500	3.60	
	+25°C		0.830	0.800	1.80	0.460	3.60	
	+75°C		0.740	0.710	1.80	0.400	3.60	
MC717P	+15°C		0.865	0.865	1.80	0.475	3.60	
	+25°C		0.850	0.850	1.80	0.460	3.60	
	+55°C		0.800	0.800	1.80	0.430	3.60	
Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
-	150	μA <sub>dc</sub>	1	-	2	-	11	4
-	150	μA <sub>dc</sub>	2	-	1	-	11	4
570	-	μA <sub>dc</sub>	-	3	-	1, 2	11	4
-	320	mV <sub>dc</sub>	-	1	-	-	11	2, 4
-	320	mV <sub>dc</sub>	-	2	-	-	11	1, 4
-	320	mV <sub>dc</sub>	-	-	1	-	11	2, 4
-	320	mV <sub>dc</sub>	-	-	2	-	11	1, 4
-	-	ns	Pulse In	Pulse Out	-	-	11	2, 4
			1	3				


Characteristic	Symbol	Pin Under Test	MC817P Test Limits							MC717P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:				
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	1	-	11
Input Current	I <sub>in</sub>	1 2	-	150	-	140	-	140	μA dc	-	150	-	150	-	150	μA dc	2	-	1	-	11
			-	150	-	140	-	140	μA dc	-	150	-	150	-	150	μA dc					4
Output Current	I <sub>A4</sub>	3	570	-	570	-	535	-	μA dc	570	-	570	-	570	-	μA dc	-	3	-	1, 2	11
																					4
Output Voltage	V <sub>out</sub>	3 3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	1	-	-	11
			-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	2	-	-	11
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	1	-	11
			-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	2	-	11
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 3	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In	Pulse Out			
																	1	3	-	-	11
																					2, 4

Ground input pins of gates not under test. Other pins not listed are left open.


# DUAL 3-INPUT GATES

# PLASTIC MRTL MC700P/800P series

## MC715P • MC815P



Two 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.




$$3 = 2 + 12 + 13$$

NUMBER IN PARENTHESIS INDICATES MC715P LOADING FACTOR

NUMBER IN BRACKETS INDICATES MC815P LOADING FACTOR

$t_{pd} = 12\text{ ns}$   
 $P_d = 55\text{ mW (Input High)}$   
 $15\text{ mW (Inputs Low)}$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.


@ Test Temperature		TEST VOLTAGE VALUES						
		(Volts)						
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC815P	{	0°C	0.960	0.930	1.80	0.570	3.60	
		+25°C	0.910	0.880	1.80	0.500	3.60	
		+75°C	0.820	0.790	1.80	0.450	3.60	
MC715P	{	+15°C	0.865	0.865	1.80	0.475	3.60	
		+25°C	0.850	0.850	1.80	0.460	3.60	
		+55°C	0.800	0.800	1.80	0.430	3.60	
Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd
Min	Max							
-	470	μA <sub>Dc</sub>	2	-	12, 13	-	11	4
-	↓	↓	12	-	2, 13	-	↓	↓
-	↓	↓	13	-	2, 12	-	↓	↓
2.50	-	mA <sub>Dc</sub>	-	3	-	2, 12, 13	11	4
-	320	mV <sub>Dc</sub>	-	12	-	-	11	2, 4, 13
-	↓	↓	-	13	-	-	↓	2, 4, 12
-	↓	↓	-	2	-	-	↓	4, 12, 13
-	320	mV <sub>Dc</sub>	-	-	12	-	11	2, 4, 13
-	↓	↓	-	-	13	-	↓	2, 4, 12
-	↓	↓	-	-	2	-	↓	4, 12, 13
-	-	ns	Pulse In	Pulse Out				
-	-		13	3	-	-	11	2, 4, 12

Characteristic	Symbol	Pin Under Test	MC815P Test Limits							MC715P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	2 12 13	-	600	-	600	-	570	μA <sub>dc</sub>	-	500	-	500	-	470	μA <sub>dc</sub>	2 12 13	-	12, 13 2, 13 2, 12	-	11	4
Output Current	I <sub>A5</sub> *	3	3.00	-	3.00	-	2.85	-	mA <sub>dc</sub>	2.65	-	2.65	-	2.50	-	mA <sub>dc</sub>	-	3	-	2, 12, 13	11	4
Output Voltage	V <sub>out</sub>	3 3 3	-	500	-	400	-	400	mV <sub>dc</sub>	-	400	-	300	-	320	mV <sub>dc</sub>	-	12 13 2	-	-	11	2, 4, 13 2, 4, 12 4, 12, 13
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	-	400	-	300	-	350	mV <sub>dc</sub>	-	300	-	290	-	320	mV <sub>dc</sub>	-	-	12 13 2	-	11	2, 4, 13 2, 4, 12 4, 12, 13
Switching Time	t <sub>on</sub> + t <sub>off</sub>	3, 13	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In 13	Pulse Out 3	-	-	11	2, 4, 12


Ground input pins of gate not under test. Other pins not listed are left open. \*Symbol is I<sub>A16</sub> for MC715P.

## PLASTIC MRTL MC700P/800P series

# MC725P • MC825P



Two 4-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.




$$12 = 2 + 3 + 13 + 14$$

NUMBER IN PARENTHESIS  
INDICATES MC725P LOADING FACTOR

NUMBER IN BRACKETS  
INDICATES MCB25P LOADING FACTOR

$t_{pd} = 12 \text{ ns}$   
 $P_D = 60 \text{ mW}$  (Input High)  
 $15 \text{ mW}$  (Inputs Low)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





## ELECTRICAL CHARACTERISTICS



Test procedures are shown for one gate only.  
The other gate is tested in the same manner.

		TEST VOLTAGE VALUES							
		(Volts)							
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>			
MC825P	{	0°C	0.960	0.930	1.80	0.570	3.60		
		+25°C	0.910	0.880	1.80	0.500	3.60		
		+75°C	0.820	0.790	1.80	0.450	3.60		
MC725P	{	+15°C	0.865	0.865	1.80	0.475	3.60		
		+25°C	0.850	0.850	1.80	0.460	3.60		
		+55°C	0.800	0.800	1.80	0.430	3.60		
Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd	
Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd	
-	470	μAdc	2	-	3,13,14	-	11	4	
-	↓	↓	3	-	2,13,14	-	↓	↓	
-	↓	↓	13	-	2,3,14	-	↓	↓	
-	↓	↓	14	-	2,3,13	-	↓	↓	
2.50	-	mAdc	-	12	-	2,3,13,14	11	4	
-	320	mVdc	-	13	-	-	↓	2,3,4,14	
-	↓	↓	-	14	-	-	↓	2,3,4,13	
-	↓	↓	-	2	-	-	↓	3,4,13,14	
-	↓	↓	-	3	-	-	↓	2,4,13,14	
-	320	mVdc	-	-	13	-	11	2,3,4,14	
-	↓	↓	-	-	14	-	↓	2,3,4,13	
-	↓	↓	-	-	2	-	↓	3,4,13,14	
-	↓	↓	-	-	3	-	↓	2,4,13,14	
-	-	ns	Pulse In	Pulse Out	-	-	11	3,4,13,14	
-	-	ns	2	12	-	-	11	3,4,13,14	

Ground input pins of gate not under test. Other pins not listed are left open. \*Symbol is I<sub>A16</sub> for MC725P.

## PLASTIC MRTL MC700P/800P series

Three 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



NUMBER IN PARENTHESIS INDICATES MC792P LOADING FACTOR.

NUMBER IN BRACKETS INDICATES MC892P LOADING FACTOR.

$t_{pd} = 12 \text{ ns}$   
 $P_D = 82 \text{ mW (Input High)}$   
 $24 \text{ mW (Inputs Low)}$

1.0V

0

100 ns

$f = 1.0 \text{ MHz}$   
 $t_r < 10 \text{ ns}$   
 $t_f < 10 \text{ ns}$

MC815P

TPin


225  $\Omega$

1N3036  
OR  
EQUIV

TPout

1/2 MC815P

GROUND ALL UNUSED INPUTS.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

		TEST VOLTAGE VALUES						
		(Volts)						
		V <sub>in</sub>	V <sub>on</sub>	V <sub>80T</sub>	V <sub>off</sub>	V <sub>cc</sub>		
MC892P	@ Test Temperature	0°C	0.960	0.930	1.80	0.570	3.60	
	+25°C	0.910	0.880	1.80	0.500	3.60		
	+75°C	0.820	0.790	1.80	0.450	3.60		
MC792P	+15°C	0.865	0.865	1.80	0.475	3.60		
	+25°C	0.850	0.850	1.80	0.460	3.60		
	+55°C	0.800	0.800	1.80	0.430	3.60		
Test Limits		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd	
+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>80T</sub>	V <sub>off</sub>		V <sub>cc</sub>
Min	Max							
-	470	μAdc	1	-	2, 14	-	11	4
-	↓	↓	2	-	1, 14	-	↓	↓
-			14	-	1, 2	-		
2.50	-	mAdc	-	3	-	1, 2, 14	11	4
-	320	mVdc	-	14	-	-	11	1, 2, 4
-	↓	↓	-	1	-	-	↓	2, 4, 14
-			-	2	-	-		1, 4, 14
-	320	mVdc	-	-	14	-	11	1, 2, 4
-	↓	↓	-	-	1	-	↓	2, 4, 14
-			-	-	2	-		1, 4, 14
			Pulse In	Pulse Out			11	2, 4, 14
			1	3				
-	-	ns			-	-		


Characteristic	Symbol	Pin Under Test	MC892P Test Limits								MC792P Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit		+15°C		+25°C		+55°C		Unit		V <sub>in</sub>	V <sub>on</sub>	V <sub>BoT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	1 2 14	-	600	-	600	-	570	μA <sub>dc</sub>		-	500	-	500	-	470	μA <sub>dc</sub>		1 2 14	-	2, 14 1, 14 1, 2	-	11	4
Output Current	I <sub>A5</sub> *	3	3.00	-	3.00	-	2.85	-	mA <sub>dc</sub>		2.65	-	2.65	-	2.50	-	mA <sub>dc</sub>		-	3	-	1, 2, 14	11	4
Output Voltage	V <sub>out</sub>	3 3 3	-	500	-	400	-	400	mV <sub>dc</sub>		-	400	-	300	-	320	mV <sub>dc</sub>		-	14 1 2	-	-	11	1,2,4 2,4,14 1,4,14
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	-	400	-	300	-	350	mV <sub>dc</sub>		-	300	-	290	-	320	mV <sub>dc</sub>		-	-	14 1 2	-	11	1,2,4 2,4,14 1,4,14
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 3	-	-	-	48	-	-	ns		-	-	-	48	-	-	ns		Pulse In 1	Pulse Out 3			11	2,4,14

Ground input pins of gates not under test. Other pins not listed are left open. \*I<sub>A16</sub> is symbol for MC792P.


# QUAD 2-INPUT GATES

PLASTIC MRTL MC700P/800P series

## MC724P • MC824P





Four 2-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



NUMBER IN PARENTHESIS INDICATES MC724P LOADING FACTOR  
NUMBER IN BRACKETS INDICATES MC824P LOADING FACTOR

$t_{pd} = 12 \text{ ns}$   
 $P_o = 100 \text{ mW (Input High)}$   
 $30 \text{ mW (Inputs Low)}$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.





@ Test Temperature			TEST VOLTAGE VALUES					
			(Volts)					
			$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	
			$0^{\circ}\text{C}$					
MC824P	{	$+25^{\circ}\text{C}$	0.960	0.930	1.80	0.570	3.60	
		$+75^{\circ}\text{C}$	0.910	0.880	1.80	0.500	3.60	
		$+15^{\circ}\text{C}$	0.820	0.790	1.80	0.450	3.60	
MC724P	{	$+25^{\circ}\text{C}$	0.865	0.865	1.80	0.475	3.60	
		$+25^{\circ}\text{C}$	0.850	0.850	1.80	0.460	3.60	
		$+55^{\circ}\text{C}$	0.800	0.800	1.80	0.430	3.60	
Test Limits			TEST VOLTAGE					Gnd
$+55^{\circ}\text{C}$		Unit	APPLIED TO PINS LISTED BELOW:					
Min	Max		$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	
-	470		$\mu\text{A}_{DC}$	1	-	2	-	
-	470	$\mu\text{A}_{DC}$	2	-	1	-	11	4
2.50	-	mAdc	-	3	-	1, 2	11	4
-	320	mVdc	-	1	-	-	11	2, 4
-	320	mVdc	-	2	-	-	11	1, 4
-	320	mVdc	-	-	1	-	11	2, 4
-	320	mVdc	-	-	2	-	11	1, 4
-	-	ns	Pulse In	Pulse Out	-	-	11	2, 4
			1	3				

Characteristic	Symbol	Pin Under Test	MC824P Test Limits							MC724P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1 2	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	2	-	11	4
			-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	2	-	1	-	11	4
Output Current	I <sub>A5</sub> *	3	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	3	-	1, 2	11	4
Output Voltage	V <sub>out</sub>	3 3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1	-	-	11	2, 4
			-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	2	-	-	11	1, 4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	1	-	11	2, 4
			-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	2	-	11	1, 4
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 3	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In	Pulse Out	-	-	11	2, 4
																	1	3	-	-		

Ground input pins of gates not under test. Other pins not listed are left open. \* $I_{A16}$  is symbol for MC724P.

**MC771P • MC871P**

Four gate arrays designed to provide the Exclusive OR function. The output is high only if one input is high and all other inputs are low.



POSITIVE LOGIC  
 $3 = 1 \cdot \bar{2} + \bar{1} \cdot 2$

$t_{pd} = 12 \text{ ns typ}$   
 $P_D = 87 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES  
 LOADING FACTOR FOR MC771P

NUMBER IN BRACKETS INDICATES  
 LOADING FACTOR FOR MC871P

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only.  
 The other gates are tested in the same manner.


	@ Test Temperature	TEST VOLTAGE VALUES (Volts)				
		$V_{in}$	$V_{on}$	$V_{off}$	$V_{cc}$	
MC871P	0°C	0.960	0.930	1.80	0.570	3.60
	+25°C	0.910	0.880	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC771P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

Characteristic	Symbol	Pin Under Test	MC871P Test Limits							MC771P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>off</sub>	V <sub>eff</sub>	V <sub>cc</sub>			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							Min	Max	
Input Current	2I <sub>in</sub>	1 2	-	1.2	-	1.2	-	1.1	mAdc	-	1.00	-	1.00	-	0.94	mAdc	1 2	-	-	2 1	11 11	4 4		
Output Current	1A <sub>5</sub> *	3 3	3.00 3.00	-	3.00 3.00	-	2.85 3.00	-	mAdc mAdc	2.65 2.65	-	2.65 2.65	-	2.50 2.50	-	mAdc mAdc	-	1,3 2,3	-	2 1	11 11	4 4		
Output Voltage	V <sub>out</sub>	3 3	-	500	-	400	-	400	mVdc mVdc	-	400	-	300	-	320	mVdc mVdc	-	-	-	1,2	11 11	4 4		
Switching Time	t	1+3- 1-3+ 2+3- 2-3-	-	-	-	40	-	-	ns ns	-	-	-	40	-	-	ns ns	Pulse In 1 1 2 2	Pulse Out 2 2 3 3	-	11 11	4 4			


Ground inputs of gates not under test. Other pins not listed are left open.

\* Symbol is  $I_{A16}$  for MC771P.

## MC771P, MC871P (continued)




### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




# DUAL 2-INPUT BUFFERS

PLASTIC mW MRTL MC700P/800P series

## MC798P • MC898P




Dual 2-input buffers designed to drive a greater number of loads than the basic Resistor Transistor Logic circuit. Returning an input resistor to  $V_{CC}$  allows for capacitive coupling in multivibrator and differentiator applications.



$t_{pd} = 57\text{ ns}$   
 $P_D = 14\text{ mW (Input High)}$   
 $46\text{ (Inputs Low)}$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

	@ Test Temperature	TEST VOLTAGE VALUES					
		(Volts)					(k Dhms)
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *
MC898P	0°C	0.880	0.850	1.80	0.500	3.60	4.6
	+25°C	0.830	0.800	1.80	0.460	3.60	4.8
	+75°C	0.740	0.710	1.80	0.400	3.60	5.0
MC798P	+15°C	0.865	0.865	1.80	0.475	3.60	4.6
	+25°C	0.850	0.850	1.80	0.460	3.60	4.8
	+55°C	0.800	0.800	1.80	0.430	3.60	5.0


Characteristic	Symbol	Pin Under Test	MC898P Test Limits							MC798P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	Gnd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	2 I <sub>in</sub>	2	-	300	-	280	-	280	μAdc	-	300	-	300	-	300	μAdc	2	-	13	-	11	-	4
Output Current	I <sub>AB</sub>	3	4.5	-	4.5	-	4.5	-	mAdc	5.0	-	5.0	-	5.0	-	mAdc	-	3	-	2, 13	11	-	4
Output Voltage	V <sub>out</sub>	3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	3	2, 4
		3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	2	-	-	11	3	4, 13
Saturation Voltage	V <sub>CE(sat)</sub>	3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	13	-	11	3	2, 4
		3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	2	-	11	3	4, 13
Switching Time	t <sub>on</sub> + t <sub>off</sub>	2, 3	-	-	-	160	-	-	ns	-	-	-	160	-	-	ns	Pulse In	Pulse Out	-	-	11	-	4, 13
																	2	3					

Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to V<sub>CC</sub>.


## DUAL BUFFERS

## PLASTIC MRTL MC700P/800P series

### MC799P • MC899P





The dual buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms and various multivibrator applications.



NUMBER IN PARENTHESIS INDICATES MC799P LOADING FACTOR.  
 NUMBER IN BRACKETS INDICATES MC899P LOADING FACTOR

$t_{pd} = 20\text{ ns}$   
 $P_D = 50\text{ mW}$  (Input High)  
 100 mW (Inputs Low)

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

																	TEST VOLTAGE VALUES					
																	(Volts)					(Ohms)
																	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *
																	@ Test Temperature					
MC899P	{	0°C	0.960	0.930	1.80	0.570	3.60	640														
		+25°C	0.910	0.800	1.80	0.500	3.60	640														
		+75°C	0.820	0.790	1.80	0.450	3.60	750														
MC799P	{	+15°C	0.865	0.865	1.80	0.475	3.60	640														
		+25°C	0.850	0.850	1.80	0.460	3.60	640														
		+55°C	0.800	0.800	1.80	0.430	3.60	640														

ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC899P Test Limits							MC799P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	2I <sub>in</sub>	13	-	1.2	-	1.2	-	1.1	mAdc	-	1.0	-	1.0	-	0.94	mAdc	13	-	-	-	11	-	4
Output Current	I <sub>A5</sub> **	2	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	2	-	13	11	-	4
	I <sub>AB</sub>	3	15.0	-	15.0	-	14.25	-	mAdc	13.75	-	13.75	-	12.50	-	mAdc	-	3	-	13	11	-	4
Output Voltage	V <sub>out</sub>	2	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	-	4
		3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	3	4
Saturation Voltage	V <sub>CE(sat)</sub>	2	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	13	-	11	-	4
		2	-	-	-	-	-	-	mVdc	-	-	-	-	-	-	mVdc	-	-	-	-	11, 12	-	4
		3	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	-	13	-	11	3	↓
Switching Time	t	13+3- 13-3+ 13+2- 13-2+	-	-	-	30	-	-	ns	-	-	-	30	-	-	ns	Pulse In	Pulse Out	-	-	11	-	4
			-	-	-	45	-	-	-	-	-	-	45	-	-	-	-	3	-	-	-	-	↓
			-	-	-	28	-	-	-	-	-	-	28	-	-	-	-	3	-	-	-	-	-
			-	-	-	32	-	-	-	-	-	-	32	-	-	-	-	2	-	-	-	-	-
			-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	2	-	-	↓	-

Ground all unused input pins. Other pins not listed are left open. \* Resistor Value to  $V_{CC}$ . \*\* Symbol is  $I_{A16}$  for MC799P.


# DUAL 3-INPUT BUFFERS NON-INVERTING

PLASTIC mW MRTL MC700P/800P series

## MC788P • MC888P



Two 3-input positive logic NOR gates, each followed by an inverting and non-inverting high fan-out amplifier, are provided in a single package. For each section, the output from each stage is available. If more than one output is used, the full loading factors cannot be employed since each output provides the drive for the succeeding stage.





$$14 = 1 + 2 + 3 \quad 13 = 1 + 2 + 3 \quad 12 = 1 + 2 + 3$$

NUMBER IN PARENTHESIS INDICATES MC788P LOADING FACTOR.  
 NUMBER IN BRACKETS INDICATES MC888P LOADING FACTOR.

$t_{pd} = 24 \text{ ns}$   
 $P_o = 145 \text{ mW (Input Low)}$   
 $56 \text{ mW (Inputs Low)}$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS






# DUAL J-K FLIP-FLOPS

PLASTIC mW MRTL MC700P/800P series

## MC776P • MC876P

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



$f_{\text{roc}} = 3 \text{ MHz min}$   
 $P_o = 41 \text{ mW (Only Clock Input High)}$   
 $29 \text{ mW (All Inputs Low)}$

NUMBER IN PARENTHESIS  
 INDICATES MC776P, MC876P LOADING FACTOR


### CLOCKED INPUT OPERATION①

$t_n$ ②	S	C	Q	$\bar{Q}$
1	1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0	1
0	1	0	1	1
0	0	0	$\bar{Q}_n$	$Q_n$ ③

① Direct input ( $C_o$ ) must be low.

② The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .

③  $Q_n$  is the state of the Q output in the time period  $t_n$ .



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

		TEST VALUES					
		(Volts)					$\mu\text{A}$
		$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$I_o$
MC876P	Temperature	0.880	0.850	1.80	0.500	3.60	270
	+25°C	0.830	0.800	1.80	0.460	3.60	290
	+75°C	0.740	0.710	1.80	0.400	3.60	255
MC776P	+15°C	0.865	0.865	1.80	0.475	3.60	270
	+25°C	0.850	0.850	1.80	0.460	3.60	270
	+55°C	0.800	0.800	1.80	0.430	3.60	270

Characteristic	Symbol	Pin Under Test	MC876P Test Limits						MC776P Test Limits						TEST VALUES								
			D°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS LISTED BELOW:						
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
Input Current	I <sub>in</sub>	1	-	150	-	140	-	140	μAdc	-	150	-	150	-	150	μAdc	1	-	13	-	11	-	4
	2 I <sub>in</sub>	2	-	300	-	280	-	280	μAdc	-	300	-	300	-	300	μAdc	2	-	1, 3	-	-	-	↓
	I <sub>in</sub>	3	-	150	-	140	-	140	μAdc	-	150	-	150	-	150	μAdc	3	-	14	-	-	-	↓
	I <sub>in</sub>	12	-	150	-	140	-	140	μAdc	-	150	-	150	-	150	μAdc	12	-	14	-	↓	-	↓
Output Current	I <sub>A2</sub>	13	320	-	320	-	300	-	μAdc	320	-	320	-	320	-	μAdc	-	13	1	12	11	-	4, 14 §
		14	↓	-	↓	-	↓	-	μAdc	↓	-	↓	-	↓	-	μAdc	-	14	3, 12	-	↓	-	↓
		14	↓	-	↓	-	↓	-	μAdc	↓	-	↓	-	↓	-	μAdc	-	12, 14	3	-	↓	-	↓
Output Voltage	V <sub>out</sub>	13	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	12	-	-	↓	-	4, 14
		13	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	14	-	-	↓	-	4, 13 §
		13*†	-	-	-	-	-	-	mVdc	-	-	-	-	-	-	mVdc	-	1, 3	-	-	↓	14	4, 12
		13*#	-	-	-	-	-	-	mVdc	-	-	-	-	-	-	mVdc	-	1	-	3	↓	-	↓
		13*#	-	-	-	-	-	-	mVdc	-	-	-	-	-	-	mVdc	-	-	-	1, 3	↓	-	↓
		14	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	13	-	-	↓	-	14 §
Saturation Voltage	V <sub>CE(sat)</sub>	13	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	12	-	11	-	4, 14
		13	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	-	-	-	↓	-	4, 13 §
		14	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	-	-	-	12	↓	-	4, 14 §
Turn On Voltage	V <sub>on</sub>	13*#	850	-	800	-	710	-	mVdc	865	-	850	-	800	-	mVdc	-	1, 3	-	-	11	13	4, 12
		13*†	↓	-	↓	-	↓	-	mVdc	↓	-	↓	-	↓	-	mVdc	-	3	-	1	↓	↓	↓
		13*†	↓	-	↓	-	↓	-	mVdc	↓	-	↓	-	↓	-	mVdc	-	-	-	1, 3	↓	↓	↓

\* Clock Pulse to pin 2

† Pin 13 = LOW } Set by a momentary ground prior to the

# Pin 14 = LOW } application of the negative-going clock.


§ ground thru diode (cathode to ground).

Ground inputs of flip-flop not under test.

Other pins not listed are left open.

# MC776P, MC876P (continued)

## TOGGLE MODE TEST CIRCUIT



1. Set up the circuit with the Input Pulse as given.
2. The circuit should toggle with an output (TP<sub>out</sub>) sense frequency of 1.5 MHz as the duty cycle is varied between 35% and 65%.


## CLOCK PULSE

MC776P		
T <sub>A</sub>	V <sub>L</sub>	V <sub>H</sub>
15°C	0.475 V	0.915 V
25°C	0.460 V	0.900 V
55°C	0.430 V	0.850 V

MC876P		
T <sub>A</sub>	V <sub>L</sub>	V <sub>H</sub>
0°C	0.50 V	0.900 V
25°C	0.46 V	0.850 V
75°C	0.40 V	0.760 V

All values are  $\pm 2.0\text{mV}$

## CLOCK PULSE DEFINITION




## SEQUENCE OF EVENTS:

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical, but should be  $< 1.0 \mu\text{s}$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.



## MC778P • MC878P

The type "D" Flip-Flop is a storage element that stores the state of the S input during negative transitions of the T input. The flip-flop state is not affected by changes in the S input during either the low or the high state of the T input.  $S_0$  and  $C_0$  inputs may be used for asynchronous operation.

DIRECT INPUT OPERATION<sup>①</sup>

$S_0$	$C_0$	Q	$\bar{Q}$
D	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

NUMBER IN PARENTHESES INDICATES MC778P, MC878P LOADING FACTOR

$P_0 = 48$  mW (Direct Set,  $S_0$ , and Direct Clear,  $C_0$ , Low; all other inputs high)  
35 mW (All inputs Low)

frog = 1 MHz

CLOCKED INPUT OPERATION<sup>③</sup>


$t_n$ (Q)	$t_{n+1}$ (Q)	
S	Q	$\bar{Q}$
1	1	0
0	0	1

① Clock (T Input) must be high.

② The output state will not change when the input state goes from  $S_0 = C_0$  to  $S_0 = C_0 = 0$ . The output state cannot be predetermined in the case where input goes from  $S_0 = C_0 = 1$  to  $S_0 = C_0 = 0$ .

③ Direct inputs ( $S_0$  and  $C_0$ ) must be low.

④ The time period prior to the negative transition of the clock pulse is denoted  $t_0$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .



TYPICAL RESISTANCE VALUES  
R1 = 1.5k  
R2 = 3.6k  
R3 = 180Ω  
R4 = 480Ω



SWITCHING TIMES  
TEST CIRCUIT AND WAVEFORMS

FIGURE 1




FIGURE 2A — SET-UP AND RELEASE TIMES TEST CIRCUIT




FIGURE 2B — SET-UP TIME WAVEFORMS






FIGURE 2C — RELEASE TIME WAVEFORMS



**MC722P • MC822P**

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



NUMBER IN PARENTHESIS  
INDICATES MC722P, MC822P LOADING FACTOR

$f_{\text{reg}} = 1.0 \text{ MHz}$

$P_D = 24 \text{ mW}$  (Only Clock Input High)  
20 mW (Inputs Low)


**DIRECT INPUT  
OPERATION ①**

$S_D$	$C_D$	Q	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

**CLOCKED INPUT  
OPERATION ③**

$t_n$		$t_{n+1}$	
S	C	Q	$\bar{Q}$
1	1	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $S_D$  and  $C_D$ ) must be low.
  - 0 = low state
  - 1 = high state
  - $t_n$  = time period prior to negative transition of clock pulse
  - $t_{n+1}$  = time period subsequent to negative transition of clock pulse
  - $Q_n$  = state of Q output in time period  $t_n$



**TYPICAL RESISTANCE VALUES**  
 $R_1 = 1.5 \text{ k}$      $R_3 = 3.6 \text{ k}$   
 $R_2 = 2.0 \text{ k}$      $R_4 = 750 \Omega$

## ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES						
		(Volts)						
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BoT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
@ Test Temperature								
D°C								
MC822P	+25°C	0.880	0.850	1.80	0.500	3.60		
	+75°C	0.830	0.800	1.80	0.460	3.60		
	+15°C	0.740	0.710	1.80	0.400	3.60		
MC722P	+25°C	0.865	0.865	1.80	0.475	3.60		
	+55°C	0.850	0.850	1.80	0.460	3.60		
	+55°C	0.800	0.800	1.80	0.430	3.60		

Characteristic	Symbol	Pin Under Test	MC822P Test Limits							MC722P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			D°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BoT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	2I <sub>in</sub> I <sub>in</sub>	2	-	300	-	280	-	280	μA <sub>dc</sub>	-	300	-	300	-	300	μA <sub>dc</sub>	2	-	3, 13	-	11	4
		3	-	150	-	140	-	140		-	150	-	150	-	150		3	-	12	-		
		9	-		-		-			-		-		-			9	-	-	-		
		12	-		-		-			-		-		-			12	-	-	-		
		13	-	↓			↓	-	↓	↓	-	↓	-	↓	-	↓	↓	13	-	9	-	↓
Output Current	I <sub>A4</sub>	6	570	-	570	-	535	-	mA <sub>dc</sub>	570	-	570	-	570	-	μA <sub>dc</sub>	6	9	12	-	11	4
		10	570	-	570	-	535	-	mA <sub>dc</sub>	570	-	570	-	570	-	μA <sub>dc</sub>	10	12	9	-	11	4
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	250	-	250	-	250	mV <sub>dc</sub>	-	220	-	230	-	320	mV <sub>dc</sub>	-	12	-	9	11	4
		6*#	-	↓	-	↓	-	↓	↓	-	-	-	↓	-	↓	↓	-	13	-	3		↓
		6*#	-		-		-			-		-		-			-	-	-	3, 13		
		6*##	-		-		-			-		-		-			-	3, 13	-	-		
		10	-		-		-			-		-		-			-	9	-	12		
		10*##	-		-		-			-		-		-			-	3	-	13		
		10*#	-		-		-			-		-		-			-	3, 13	-	-		
10*##	-	↓	-	↓	-	↓	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	3, 13	↓	↓	

Pins not listed are left open.


\* = Clock Pulse to pin 2, see Figure 1.

# = Pin 9 HIGH

## = Pin 12 HIGH

} Set by a momentary application of V<sub>BoT</sub> prior to the application of the negative-going clock pulse.

FIGURE 1 — CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- E. Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.


MC822P

$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+ 0.850 V $\pm$ 2.0 mV
0°C	+ 0.500 V $\pm$ 2.0 mV	+ 0.900 V $\pm$ 2.0 mV
+ 75°C	+ 0.400 V $\pm$ 2.0 mV	+ 0.760 V $\pm$ 2.0 mV

MC722P

$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+ 0.900 V $\pm$ 2.0 mV
+ 15°C	+ 0.475 V $\pm$ 2.0 mV	+ 0.915 V $\pm$ 2.0 mV
+ 55°C	+ 0.430 V $\pm$ 2.0 mV	+ 0.850 V $\pm$ 2.0 mV


FIGURE 2 — TOGGLE MODE TEST CIRCUIT



THE SENSE FREQUENCY AT  $TP_{out}$  (0.5 MHz) SHOULD BE  $1/2$  THE FREQUENCY AT  $V_{CP}$  WHEN THE DUTY CYCLE IS VARIED BETWEEN 25% AND 75%.

**MC791P • MC891P**

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



$f_{\text{rog}} = 4 \text{ MHz}$   
 $t_{\text{pd}} = 40 \text{ ns typ}$


$P_D = 190 \text{ mW typ (Only Clock Input High)}$   
 $160 \text{ mW typ (Inputs Low)}$

**CLOCKED INPUT  
OPERATION ①**

$t_n$ ②		$t_{n+1}$ ②	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	D	$\bar{Q}_n$	$Q_n$ ③

1. Direct input ( $C_o$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC791P  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC891P



**TYPICAL RESISTANCE VALUES**  
 $R_1 = 300 \Omega$   $R_4 = 600 \Omega$   $R_7 = 900 \Omega$   
 $R_2 = 500 \Omega$   $R_5 = 640 \Omega$   $R_8 = 2.0 \text{ k}$   
 $R_3 = 550 \Omega$   $R_6 = 700 \Omega$   $R_9 = 3.0 \text{ k}$

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC891P Test Limits							MC791P Test Limits							TEST VOLTAGE						Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS TESTED BELOW:									
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	V <sub>in</sub>	V <sub>on</sub>		V <sub>bot</sub>	V <sub>off</sub>	V <sub>cc</sub>
Input Current	I <sub>in</sub>	1 †	-	600	-	600	-	570	μA <sub>dc</sub>	-	500	-	500	-	470	μA <sub>dc</sub>	1	-	-	-	-	11	4			
	2I <sub>in</sub>	2	-	1200	-	1200	-	1140		-	1000	-	1000	-	940		2	-	1, 3	-	-	-				
	I <sub>in</sub>	3	-	600	-	600	-	570		-	500	-	500	-	470		3	-	12	-	-	-				
	I <sub>in</sub>	12	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	12	-	-	-	-	↓	↓			
Output Current	I <sub>A5</sub> ‡	13 †	3.0	-	3.0	-	2.85	-	mA <sub>dc</sub>	2.65	-	2.65	-	2.50	-	mA <sub>dc</sub>	-	13	-	-	-	11	-			
		14	3.0	-	3.0	-	2.85	-	mA <sub>dc</sub>	2.65	-	2.65	-	2.50	-	mA <sub>dc</sub>	-	12, 14	-	-	-	11	4			
Output Voltage	V <sub>out</sub>	13 § (5)	-	500	-	400	-	400	mV <sub>dc</sub>	-	400	-	300	-	320	mV <sub>dc</sub>	-	1	-	-	-	11	4, 12			
		13 § (4)	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	1	-	-	-	3				
		13 § (6)	-		-		-			-		-		-			-	1	-	-	-	-				
		13 § (7)	-		-		-			-		-		-			-	-	-	-	-	3				
		14 § (4)	-		-		-			-		-		-			-	-	-	-	-	1				
		14 § (5)	-		-		-			-		-		-			-	3	-	-	-	-				
		14 § (7)	-		-		-			-		-		-			-	-	-	-	-	1				
		14 § (6)	-	↓	-	↓	-	↓	↓	↓	↓	-	↓	-	↓	↓	↓	-	3	-	-	-	↓	↓		
Saturation Voltage	V <sub>CE(sat)</sub>	13 †	-	400	-	300	-	350	mV <sub>dc</sub>	-	300	-	290	-	320	mV <sub>dc</sub>	-	12	-	-	-	11	4			
		13*#	-		-		-			-		-		-			-	1, 3	-	-	-	-				
		13†*	-		-		-			-		-		-			-	1	-	-	-	3				
		13†*	-		-		-			-		-		-			-	-	-	-	-	1, 3				
		14*#	-		-		-			-		-		-			-	3	-	-	-	1				
		14*#	-		-		-			-		-		-			-	-	-	-	-	1, 3				
		14†*	-	↓	-	↓	-	↓	↓	↓	↓	-	↓	-	↓	↓	↓	-	1, 3	-	-	-	↓	↓		
		14†*	-		-		-			-		-		-			-	-	-	-	-	-				

Ground inputs of flip-flop not under test. Other pins not listed are left open.

† Preset the flip-flop by the following procedure:

- (1) Momentarily apply V<sub>BOT</sub> to pin 12 to preclear flip-flop.
- (2) After V<sub>BOT</sub> is removed from pin 12, ground pins 1 and 3.
- (3) Apply a negative-going clock pulse to pin 2 (see note\*) while pins 1 and 3 are still grounded. This changes the state of the flip-flop to the SET condition.
- (4) Remove grounds from pins 1 and 3, and proceed with the test.

‡ Symbol is I<sub>A16</sub> for MC791P.

\* Clock pulse to pin 2, see Figure 1.

# Pin 12 = HIGH — Set by momentary application of V<sub>BOT</sub> prior to the application of the negative-going clock pulse.

@ Test Temperature

MC891P

MC791P

	TEST VOLTAGE VALUES				
	(Volts)				
	V <sub>in</sub>	V <sub>on</sub>	V <sub>bot</sub>	V <sub>off</sub>	V <sub>cc</sub>
0°C	0.960	0.930	1.80	0.570	3.60
+25°C	0.910	0.880	1.80	0.500	3.60
+75°C	0.820	0.790	1.80	0.450	3.60
+15°C	0.865	0.865	1.80	0.475	3.60
+25°C	0.850	0.850	1.80	0.460	3.60
+55°C	0.800	0.800	1.80	0.430	3.60

§ = Clock pulse to pin 2, data pulse to pin 3.

§§ = Clock pulse to pin 2, data pulse to pin 1.

(4) = See Figure 4.

(5) = See Figure 5.

(6) = See Figure 6.

(7) = See Figure 7.



# MC791P, MC891P (continued)

FIGURE 1 — CLOCK PULSE DEFINITION




FIGURE 2 — TOGGLE MODE TEST CIRCUIT




FIGURE 3 — TEST CIRCUIT




FIGURE 4 — TEST WAVEFORMS




FIGURE 5 — TEST WAVEFORMS




FIGURE 6 — TEST WAVEFORMS






FIGURE 7 — TEST WAVEFORMS



**MC723P • MC816P**

J-K flip-flop with a direct clear input in addition to the clocked inputs.



$f_{reg} = 4 \text{ MHz}$


$P_D = 91 \text{ mW}$  (Only Clock Input High)  
 $79 \text{ mW}$  (Inputs Low)

**CLOCKED INPUT OPERATION ①**

$t_n$ ②		$t_{n+1}$ ③	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ④	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ④

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock pulse fall time must be  $< 100 \text{ ns}$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC723P  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC816P



**TYPICAL RESISTANCE VALUES**

$R_1 = 450 \Omega$   
 $R_2 = 640 \Omega$   
 $R_3 = 510 \Omega$   
 $R_4 = 225 \Omega$

## ELECTRICAL CHARACTERISTICS

																	TEST VOLTAGE VALUES					
																	(Volts)					
																	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
																	@ Test Temperature					
																	0°C					
																	+25°C					
																	+75°C					
																	+15°C					
																	+25°C					
																	+55°C					
																	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>																		

Characteristic	Symbol	Pin Under Test	MC816P Test Limits						Unit	MC723P Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C			+15°C		+25°C		+55°C			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	2I <sub>in</sub> I <sub>in</sub>	2	-	1200	-	1200	-	1140	μAdc	-	1000	-	1000	-	940	μAdc	2	-	3, 12	-	11	4
		3	-	600	-	600	-	570	↓	-	↓	-	↓	-	↓	↓	3	-	10	-	↓	↓
		9	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	9	-	5	-	↓	↓
		12	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	12	-	5	-	↓	↓
Output Current	I <sub>A3</sub> <sup>†</sup>	5	1.80	-	1.80	-	1.71	-	mAdc	1.65	-	1.65	-	1.56	-	mAdc	-	5	9, 12	-	11	4
		5	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	5, 9	12	-	↓	4
		10	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	10	3	9	↓	4, 5 §
Output Voltage	V <sub>out</sub>	10	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	9	-	-	11	4, 5
		10*##	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3, 12	-	-	↓	4, 9
		10*	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	12	↓	↓
		10*##	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	3, 12	↓	↓	↓
Saturation Voltage	V <sub>CE(sat)</sub>	5	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	-	9	11	4, 5
		10	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	↓	4, 5
		10	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	↓	4, 10 §
Turn-On Voltage	V <sub>on</sub>	10*##Δ	930	-	880	-	790	-	mVdc	865	-	850	-	800	-	mVdc	-	3, 12	-	-	11	4, 9
		10*Δ	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	12	-	3	↓	↓
		10*#Δ	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3, 12	↓	↓	↓

Pins not listed are left open.

# = Pin 10 LOW } Set by a momentary ground prior to the application of the negative-going Clock pulse.  
## = Pin 5 LOW† =  $I_{A10}$  is symbol for MC723P


§ = Silicon diode to ground.

\* = Clock Pulse to pin 2, See Figure 1.

Δ = MC816P pin 10 loaded by: 1.56 mAdc (0°C and +75°C)  
1.65 mAdc (+25°C)MC723P pin 10 loaded by: 1.56 mAdc (+15°C and +55°C)  
1.65 mAdc (+25°C)

MC723P, MC816P (continued)

FIGURE 1 — CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.


MC816P

$T_A$	$V_L$	$V_H$
+ 25°C	+0.500 V $\pm$ 2.0 mV	+0.930 V $\pm$ 2.0 mV
0°C	+0.570 V $\pm$ 2.0 mV	+0.980 V $\pm$ 2.0 mV
+ 75°C	+0.450 V $\pm$ 2.0 mV	+0.840 V $\pm$ 2.0 mV

MC723P


$T_A$	$V_L$	$V_H$
+ 25°C	+0.460 V $\pm$ 2.0 mV	+0.900 V $\pm$ 2.0 mV
+ 15°C	+0.475 V $\pm$ 2.0 mV	+0.915 V $\pm$ 2.0 mV
+ 55°C	+0.430 V $\pm$ 2.0 mV	+0.850 V $\pm$ 2.0 mV

FIGURE 2 — TOGGLE MODE TEST CIRCUIT



**MC726P • MC826P**

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



$f_{reg} = 4 \text{ MHz}$

$P_D = 100 \text{ mW}$  (Only Clock Input High)  
 86 mW (Inputs Low)

**CLOCKED INPUT OPERATION ①**


$t_n$ ②		$t_{n+1}$ ②	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

**DIRECT INPUT OPERATION ④**

$S_D$	$C_D$	Q	$\bar{Q}$
0	0	⑤	⑤
1	0	1	0
0	1	0	1
1	1	0	0

1. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock (T) to remain unchanged.
5. The output state will not change when the Input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the Input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
6. Clock pulse fall time must be  $< 100 \text{ ns}$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC726P  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC826P

**TYPICAL RESISTANCE VALUES**

R1 = 600  $\Omega$       R5 = 550  $\Omega$   
 R2 = 2 k          R6 = 900  $\Omega$   
 R3 = 640  $\Omega$       R7 = 700  $\Omega$   
 R4 = 300  $\Omega$       R8 = 3 k

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC826P Test Limits							MC726P Test Limits							TEST VOLTAGE					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS LISTED BELOW:					
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
Input Current	2I <sub>in</sub> I <sub>in</sub>	2	-	1200	-	1200	-	1140	μA <sub>dc</sub>	-	1000	-	1000	-	940	μA <sub>dc</sub>	2	-	3, 13	-	11	4
		3	-	600	-	600	-	570		-	500	-	500	-	470		3	-	12	-		
		9	-		-		-			-		-		-			9	-	-	-		
		12	-		-		-			-		-		-			12	-	-	-		
		13	-		-		-			-		-		-			13	-	9	-		
Output Current	I <sub>A5</sub> §	6	3.0	-	3.0	-	2.85	-	mA <sub>dc</sub>	2.65	-	2.65	-	2.5	-	mA <sub>dc</sub>	-	6, 12	9	-	11	4
		10	3.0	-	3.0	-	2.85	-	mA <sub>dc</sub>	2.65	-	2.65	-	2.5	-	mA <sub>dc</sub>	-	10, 9	12	-	11	4
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	400	-	300	-	350	mV <sub>dc</sub>	-	300	-	290	-	320	mV <sub>dc</sub>	-	12	-	9	11	4
		6*#	-		-		-			-		-		-			-	13	-	3		
		6*#	-		-		-			-		-		-			-	-	-	3, 13		
		6*##	-		-		-			-		-		-			-	-	-	-		
		10	-		-		-			-		-		-			-	3, 13	-	-		
		10*##	-		-		-			-		-		-			-	9	-	12		
		10*#	-		-		-			-		-		-			-	3	-	13		
10*##	-		-		-			-		-		-			-	3, 13	-	-				

Pins not listed are left open.

# Pin 9 HIGH


## Pin 12 HIGH

} Set by momentary application of  $V_{BOT}$  prior to the application of the negative-going clock pulse.

\* Clock Pulse to pin 2, see Figure 1.

§  $I_{A16}$  is symbol for MC726P.

FIGURE 1 — CLOCK PULSE DEFINITION



## SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.


MC826P

$T_A$	$V_L$	$V_H$
+ 25°C	+0.500 V $\pm$ 2.0 mV	+0.930 V $\pm$ 2.0 mV
0°C	+0.570 V $\pm$ 2.0 mV	+0.980 V $\pm$ 2.0 mV
+ 75°C	+0.450 V $\pm$ 2.0 mV	+0.840 V $\pm$ 2.0 mV

MC726P


$T_A$	$V_L$	$V_H$
+ 25°C	+0.460 V $\pm$ 2.0 mV	+0.900 V $\pm$ 2.0 mV
+ 15°C	+0.475 V $\pm$ 2.0 mV	+0.915 V $\pm$ 2.0 mV
+ 55°C	+0.430 V $\pm$ 2.0 mV	+0.850 V $\pm$ 2.0 mV

FIGURE 2 — TOGGLE MODE TEST CIRCUIT



**MC790P • MC890P**

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



$f_{\text{rog}} = 4 \text{ MHz}$


$P_D = 182 \text{ mW}$  (Only Clock Input High)  
 158 (Inputs Low)

**CLOCKED INPUT OPERATION ①**

$t_n$ ②		$t_{n+1}$ ②	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock pulse fall time must be  $< 100 \text{ ns}$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC790P  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC890P



TYPICAL RESISTANCE VALUES  
 $R_1 = 450 \Omega$   $R_3 = 510 \Omega$   
 $R_2 = 640 \Omega$   $R_4 = 225 \Omega$   
 $R_5 = 300 \Omega$



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

		TEST VOLTAGE VALUES						
		(Volts)						
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC690P	{	0°C	0.960	0.930	1.80	0.570	3.60	
		+25°C	0.910	0.880	1.80	0.500	3.60	
		+75°C	0.820	0.790	1.80	0.450	3.60	
MC790P	{	+15°C	0.865	0.865	1.80	0.475	3.60	
		+25°C	0.850	0.850	1.80	0.460	3.60	
		+55°C	0.800	0.800	1.80	0.430	3.60	

Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
Min	Max							
-	470	μAdc	1	-	13	-	11	2, 3, 4, 12
-	940	↓	2	-	1, 3	-	↓	4, 12
-	470	↓	3	-	14	-	↓	1, 2, 4, 12
-	470	↓	12	-	14	-	↓	1, 2, 3, 4
1, 56	-	mAdc	-	13	1	12	11	2, 3, 4
↓	-	↓	-	14	3, 12	-	↓	1, 2, 4
-	-	-	-	12, 14	3	-	↓	1, 2, 4
-	320	mVdc	-	12	-	-	11	1, 2, 3, 4, 14
↓	↓	↓	-	1, 3	-	-	↓	4, 12
-	-	-	-	1	-	3	-	↓
-	-	-	-	-	-	1, 3	-	↓
-	-	-	-	1, 3	-	-	-	↓
-	-	-	-	3	-	1	↓	↓
-	-	-	-	-	-	1, 3	↓	↓
-	320	mVdc	-	-	12	-	11	1, 2, 3, 4, 14
↓	↓	↓	-	-	12	-	↓	1, 2, 3, 4, 12
-	-	-	-	-	-	-	↓	1, 2, 3, 4

Characteristic	Symbol	Pin Under Test	MC890P Test Limits							MC790P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1	-	600	-	600	-	570	μA <sub>dc</sub>	-	500	-	500	-	470	μA <sub>dc</sub>	1	-	13	-	11	2, 3, 4, 12
	2I <sub>in</sub>	2	-	1200	-	1200	-	1140		-	1000	-	1000	-	940		2	-	1, 3	-	4, 12	
	I <sub>in</sub>	3	-	600	-	600	-	570		-	500	-	500	-	470		3	-	14	-	1, 2, 4, 12	
	I <sub>in</sub>	12	-	600	-	600	-	570		-	500	-	500	-	470		12	-	14	-	1, 2, 3, 4	
Output Current	I <sub>A3</sub> §	13	1.80	-	1.80	-	1.71	-	mA <sub>dc</sub>	1.65	-	1.65	-	1.56	-	mA <sub>dc</sub>	-	13	1	12	11	2, 3, 4
		14	-	-	-	-	-	-		-	-	-	-	-	-		14	3, 12	-		1, 2, 4	
		14	↓	-	↓	-	↓	-		↓	-	↓	-	↓	-		-	12, 14	3	-	↓	1, 2, 4
Output Voltage	V <sub>out</sub>	13	-	500	-	400	-	400	mV <sub>dc</sub>	-	400	-	300	-	320	mV <sub>dc</sub>	-	12	-	-	11	1, 2, 3, 4, 14
		13*##	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	1, 3	-	-	↓	4, 12
		13*##	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	1	-	3	↓	-
		13*##	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	-	1, 3	↓	-
		14*##	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	1, 3	-	1	↓	-
		14*##	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	-	1, 3	↓	-
Saturation Voltage	V <sub>CE(sat)</sub>	13	-	400	-	300	-	350	mV <sub>dc</sub>	-	300	-	290	-	320	mV <sub>dc</sub>	-	-	12	-	11	1, 2, 3, 4, 14
		13#	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	-	-	↓	1, 2, 3, 4, 12
		14##	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	12	-	↓	1, 2, 3, 4


Ground unused input pins. Other pins not listed are left open.

# Pin 13 = LOW } Set by a momentary ground prior to the  
## Pin 14 = LOW } application of the negative-going Clock Pulse.

\* Clock pulse to pin 2, see Figure 1,

§  $I_{A10}$  is symbol for MC790P.

FIGURE 1 — CLOCK PULSE DEFINITION



## SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.


MC890P

$T_A$	$V_L$	$V_H$
+ 25°C	+0.500 V $\pm$ 2.0 mV	+0.930 V $\pm$ 2.0 mV
0°C	+0.570 V $\pm$ 2.0 mV	+0.980 V $\pm$ 2.0 mV
+ 75°C	+0.450 V $\pm$ 2.0 mV	+0.840 V $\pm$ 2.0 mV

MC790P

$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+0.900 V $\pm$ 2.0 mV
+ 15°C	+ 0.475 V $\pm$ 2.0 mV	+0.915 V $\pm$ 2.0 mV
+ 55°C	+ 0.430 V $\pm$ 2.0 mV	+0.850 V $\pm$ 2.0 mV


FIGURE 2 — TOGGLE MODE TEST CIRCUIT



FREQUENCY AT  $TP_{out}$  SHOULD BE  $\frac{1}{2}$  THE FREQUENCY AT  $TP_{in}$


## PLASTIC MRTL MC700P/800P series

Six individual circuits are contained in a single package. Each provides the simple inversion function.



$t_{pd} = 12 \text{ ns}$   
 $P_D = 130 \text{ mW (Input High)}$   
 $15 \text{ mW (Inputs Low)}$

Timing diagram for the MC815P. The input signal is a square wave with an amplitude of 1.0 V and a period of 100 ns. The circuit consists of two MC815P chips. The first chip has its inputs connected to the input signal and ground. Its output is connected to a 225 ohm resistor and a 1N3063 diode to ground. The second chip has its inputs connected to the output of the first chip and ground. Its output is connected to the output signal. A shaded area indicates a delay between the input and output signals.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.  
The other inverters are tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC889P Test Limits							MC789P Test Limits							TEST VOLTAGE					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS LISTED BELOW:							
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	V <sub>In</sub>	V <sub>on</sub>	V <sub>BOT</sub>		V <sub>off</sub>	V <sub>CC</sub>
Input Current	I <sub>In</sub>	14*	-	600	-	600	-	570	μA <sub>dc</sub>	-	500	-	500	-	470	μA <sub>dc</sub>	14	-	*	-	11	4		
Output Current	I <sub>A5</sub>	1	3.0	-	3.0	-	2.85	-	mA <sub>dc</sub>	2.65	-	2.65	-	2.5	-	mA <sub>dc</sub>	1	-	-	14	11	4		
Output Voltage	V <sub>out</sub>	1	-	500	-	400	-	400	mV <sub>dc</sub>	-	400	-	300	-	320	mV <sub>dc</sub>	-	14	-	-	11	4		
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	400	-	300	-	350	mV <sub>dc</sub>	-	300	-	290	-	320	mV <sub>dc</sub>	-	-	14	-	11	4		
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 14	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In	Pulse Out	-	-	11	4		
																	14	1						

Ground inputs of inverters not under test. Other pins not listed are left open

\* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V<sub>BOT</sub>

**MC786P • MC886P**


Two 4-input gate expanders housed in a single package. Each may be used independently or combined. Each expander increases the input capability of a standard MRTL gate by four.



$$12 = 2 + 3 + 13 + 14$$

$t_{pd} = 12 \text{ ns}$   
 $P_D = 20 \text{ mW}$  (Input High)  
 Negligible (Inputs Low)

NUMBER IN PARENTHESIS INDICATES MC786P LOADING FACTOR.  
 NUMBER IN BRACKETS INDICATES MC886P LOADING FACTOR.  
 SEE SHEET 6-158 FOR EXPANDER RULES

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

$V_{CC}$  CONNECTION TO PIN 11 NOT SHOWN

TYPICAL RESISTANCE  
 VALUES  
 $R1 = 450 \Omega$

# ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expander is tested in the same manner.


@ Test Temperature		TEST VOLTAGE VALUES					
		(Volts)					(Ohms)
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>+</sup>
MC886P	0°C	0.960	0.930	1.80	0.570	3.60	640
	+25°C	0.910	0.880	1.80	0.500	3.60	640
	+75°C	0.820	0.790	1.80	0.450	3.60	750
MC786P	+15°C	0.865	0.865	1.80	0.475	3.60	640
	+25°C	0.850	0.850	1.80	0.460	3.60	640
	+55°C	0.800	0.800	1.80	0.430	3.60	640

Characteristic	Symbol	Pin Under Test	MC886P Test Limits							MC786P Test Limits							TEST VOLTAGE							Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS LISTED BELOW:							
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	V <sub>R</sub> *		
Input Current	I <sub>in</sub>	2 3 13 14	- - - -	600 ↓ - -	- - - -	600 - - -	- - - -	570 ↓ - -	μAdc ↓ - ↓	- - - -	500 ↓ - -	- - - -	500 ↓ - -	- - - -	470 ↓ - -	μAdc ↓ - ↓	2 3 13 14	- - - -	3,13,14 2,13,14 2,3,14 2,3,13	- - - -	11 ↓ - ↓	12 ↓ - ↓	4 ↓ - ↓	
Output Leakage Current	I <sub>CEX</sub>	12	-	200	-	200	-	250	μAdc	-	225	-	225	-	250	μAdc	12	-	-	2, 3, 13, 14	11	-	4	
Output Voltage	V <sub>out</sub>	12 12 12 12	- - - -	500 ↓ - -	- - - -	400 ↓ - -	- - - -	400 ↓ - -	mVdc ↓ - ↓	- - - -	400 ↓ - -	- - - -	300 ↓ - -	- - - -	320 ↓ - -	mVdc ↓ - ↓	- - 2 3	13 14 - 3	- - - -	- - - -	11 ↓ - -	12 ↓ ↓ ↓	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14	
Saturation Voltage	V <sub>CE(sat)</sub>	12 12 12 12	- - - -	400 ↓ - -	- - - -	300 ↓ - -	- - - -	350 ↓ - -	mVdc ↓ - ↓	- - - -	300 ↓ - -	- - - -	290 ↓ - -	- - - -	320 ↓ - -	mVdc ↓ - ↓	- - - -	- - 14 2 3	13 - - 3	- - - -	11 ↓ - ↓	12 ↓ ↓ ↓	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14	

Ground unused input pins. Other pins not listed are left open.

**MC785P • MC885P**


Four 2-input expanders housed in a single package increase the input capability of MRTL gates.



$$3 = \overline{1 + 2}$$

$t_{pd} = 12 \text{ ns}$   
 $P_o = 20 \text{ mW}$  (Input High)  
 Negligible (Inputs Low)

NUMBER IN PARENTHESIS INDICATES MC785P LOADING FACTOR.  
 NUMBER IN BRACKETS INDICATES MC885P LOADING FACTOR.  
 SEE SHEET 6-158 FOR EXPANDER RULES

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

$V_{cc}$  CONNECTION TO PIN 11 IS NOT SHOWN

TYPICAL RESISTANCE  
 VALUES  
 $R1 = 450 \Omega$

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.

	@ Test Temperature	TEST VOLTAGE VALUES					
		(Volts)					(Dhms)
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *
MC885P	0°C	0.960	0.930	1.80	0.570	3.60	640
	+25°C	0.910	0.880	1.80	0.500	3.60	640
	+75°C	0.820	0.790	1.80	0.450	3.60	750
MC785P	+15°C	0.865	0.865	1.80	0.475	3.60	640
	+25°C	0.850	0.850	1.80	0.460	3.60	640
	+55°C	0.800	0.800	1.80	0.430	3.60	640


Characteristic	Symbol	Pin Under Test	MC885P Test Limits							MC785P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	Gnd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	1 2	- -	600 600	- -	600 600	- -	570 570	μAdc μAdc	- -	500 500	- -	500 500	- -	470 470	μAdc μAdc	1 2	- -	2 1	- -	11 11	3 3	4 4
Output Leakage Current	I <sub>CEX</sub>	3	-	200	-	200	-	250	μAdc	-	225	-	225	-	250	μAdc	3	-	-	1, 2	11	-	4
Output Voltage	V <sub>out</sub>	3 3	- -	500 500	- -	400 400	- -	400 400	mVdc mVdc	- -	400 400	- -	300 300	- -	320 320	mVdc mVdc	- -	1 2	- -	- -	11 11	3 3	2, 4 1, 4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- -	400 400	- -	300 300	- -	350 350	mVdc mVdc	- -	300 300	- -	290 290	- -	320 320	mVdc mVdc	- -	- -	1 2	- -	11 11	3 3	2, 4 1, 4

Ground unused input pins. Other pins not listed are left open. \* Resistor value to V<sub>CC</sub>.



**MC9721P • MC9821P**

Four 2-input expanders housed in a single package increase the input capability of mW MRTL gates.




NUMBER IN PARENTHESIS INDICATES MC9721P,  
MC9821P LOADING FACTOR

**NOTES ON THE USE OF THE MC9721/MC9821**

1. The input loading factor of the expanded gate is 1.33.
2. Pin 11 of the expander must be connected to  $V_{CC}$ .
3. The output loading factor of the expanded gate is decreased 0.5 load for every added node.

$t_{pd} = 27 \text{ ns}$

$P_D = 20 \text{ mW typ (Input High)}$   
Negligible (Inputs Low)

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.

	@ Test Temperature	TEST VOLTAGE VALUES						
		(Volts)					(k $\Omega$ )	
		V <sub>in</sub>	V <sub>on</sub>	V <sub>Bot</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
		D $^{\circ}$ C						
MC9821P		0.880	0.850	1.80	0.500	3.60	3.6	
	+25 $^{\circ}$ C	0.830	0.800	1.80	0.460	3.60	3.6	
	+75 $^{\circ}$ C	0.740	0.710	1.80	0.400	3.60	4.0	
MC9721P		0.865	0.865	1.80	0.475	3.60	3.6	
	+25 $^{\circ}$ C	0.850	0.850	1.80	0.460	3.60	3.6	
	+55 $^{\circ}$ C	0.800	0.800	1.80	0.430	3.60	3.6	


Characteristic	Symbol	Pin Under Test	MC9821P Test Limits						MC9721P Test Limits						TEST VOLTAGE						Gnd		
			D°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS LISTED BELOW:						
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>		V <sub>off</sub>	V <sub>CC</sub>
Input Current	I <sub>in</sub>	1 2	- -	150 150	- -	140 140	- -	140 140	μAde μAde	- -	150 150	- -	150 150	- -	150 150	μAde μAde	1 2	- -	2 1	- -	11 11	3 3	4 4
Output Leakage Current	I <sub>CEX</sub>	3	-	25	-	25	-	30	μAde	-	40	-	40	-	50	μAde	3	-	-	1,2	11	-	4
Output Voltage	V <sub>out</sub>	3 3	- -	400 400	- -	350 350	- -	300 300	mVdc mVdc	- -	400 400	- -	300 300	- -	320 320	mVdc mVdc	- -	1 2	- -	- -	11 11	3 3	2,4 1,4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- -	250 250	- -	250 250	- -	250 250	mVdc mVdc	- -	220 220	- -	230 230	- -	320 320	mVdc mVdc	- -	- -	1 2	- -	11 11	3 3	2,4 1,4

Ground unused input pins. Other pins not listed are left open.

\* Resistor value to V<sub>CC</sub>.

# MC9719P • MC9819P

Six individual expanders are contained in a single package to increase the input capability of MRTL gates.




$t_{pd} = 12 \text{ ns}$   
 $P_D = 13 \text{ mW typ (Input High)}$   
 Negligible (Inputs Low)

NUMBER IN PARENTHESIS INDICATES  
 MC9719P LOADING FACTOR

NUMBER IN BRACKETS INDICATES  
 MC9819P LOADING FACTOR

When an expander is added to a gate, subtract 0.4 load from the output of the gate for each expander circuit added.  
 SEE SHEET 6-158 FOR EXPANDER RULES



VCC connection to pin 11 is not shown  
 Typical Resistance Value  
 $R1 = 450 \Omega$




# MULTIFUNCTION DEVICES

(1 J-K Flip-Flop, 1 Expander, 2 Buffers)

## MC779P • MC879P

A medium-power monolithic device consisting of one J-K flip-flop, one expander, and two buffer circuits in a single package. This J-K flip-flop can be operated in the toggling mode. Simultaneous logic ONE pulses applied to the SET and CLEAR terminals cause the output state to reverse. A direct clear input allows asynchronous entry for preclearing counters, inserting parallel data into registers, and other similar applications. The MRTL expander is designed to increase the fan-in capability of gates with expander inputs, and the buffers are high fan-out gates with single inputs.

# PLASTIC MRTL MC700P/800P series



$$2 = \overline{1}$$

$$12 = \overline{3}$$

### CLOCKED INPUT OPERATION ①


$t_n$ ②		$t_{n+1}$ ②	
S	C	Q	$\overline{Q}$
1	1	$Q_n$ ③	$\overline{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\overline{Q}_n$	$Q_n$ ③

	$t_{\text{reg}}$ MHz	$t_{\text{pd}}$	$P_D$ (mW)	
			(Inputs High)	(Inputs Low)
FLIP-FLOP	4	—	91±	79
EACH BUFFER	—	15	25	45
EXPANDER	—	12	2.5	Negligible

① Only Clock Input High

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC779P  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC879P



TYPICAL RESISTANCE VALUES  
R1 = 450 R3 = 510  
R2 = 640 R4 = 225  
R5 = 100

## ELECTRICAL CHARACTERISTICS


Characteristic	Symbol	Pin Under Test	MC879P Test Limits							MC779P Test Limits							TEST VOLTAGE						Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS LISTED BELOW:						
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	
Input Current	2I <sub>In</sub>	1	-	1200	-	1200	-	1140	μAdc	-	1000	-	1000	-	940	μAdc	1	-	-	-	11	2	3,4,5,6,7,10,14
	I <sub>In</sub>	3	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	3	-	-	-	↓	12	1,4,5,6,7,10,14
	I <sub>In</sub>	5	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	5	-	8	-	-	-	1,3,4,14
	2I <sub>In</sub>	6	-	1200	-	1200	-	1140	↓	-	1000	-	1000	-	940	↓	6	-	5,7	-	-	-	↓
	I <sub>In</sub>	7	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	7	-	9	-	-	-	↓
	I <sub>In</sub>	10	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	10	-	8	-	-	-	↓
	2I <sub>In</sub>	14	-	1200	-	1200	-	1140	↓	-	1000	-	1000	-	940	↓	14	-	-	-	↓	13	1,3,4,5,6,7,10
Output Current	I <sub>AB</sub> †	2	15.0	-	15.0	-	14.25	-	mAdc	13.50	-	13.75	-	12.50	-	mAdc	-	2	-	1	11	-	3,4,5,6,7,10,14
	I <sub>A3</sub> ‡	8	1.8	-	1.8	-	1.71	-	↓	1.65	-	1.65	-	1.56	-	↓	-	8	5,10	-	-	-	1,3,4,14
	I <sub>A3</sub> ‡	8	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	8,10	5	-	-	-	↓
	I <sub>A3</sub> ‡	9##	↓	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	9	7	10	-	-	↓
	I <sub>A5</sub> #	12	3.0	-	3.0	-	2.85	-	↓	2.65	-	2.65	-	2.50	-	↓	-	12	-	3	-	12	1,4,5,6,7,10,14
	I <sub>AB</sub> †	13	15.0	-	15.0	-	14.25	-	↓	13.50	-	13.75	-	12.50	-	↓	-	13	-	14	-	-	1,3,4,5,6,7,10
Output Voltage	V <sub>out</sub>	2	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1	-	-	11	2	3,4,5,6,7,10,14
	8Δ##	-	↓	-	-	-	-	-	↓	-	↓	-	-	-	-	↓	-	5,7	-	-	-	-	1,3,4,10,14
	8Δ**	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	5	-	7	-	-	↓
	8Δ**	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	5,7	-	-	↓
	9	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	10	-	-	-	-	1,3,4,8,14
	9Δ**	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	5,7	-	-	-	-	1,3,4,10,14
	9Δ##	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	7	-	5	-	-	↓
	9Δ##	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	5,7	-	-	↓
	12	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	3	-	-	-	12	1,4,5,6,7,10,14
13	-	↓	-	-	-	-	-	↓	-	↓	-	-	-	-	↓	-	14	-	-	-	13	1,3,4,5,6,7,10	
Saturation Voltage	V <sub>CE(sat)</sub>	2	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	1	-	11	2	3,4,5,6,7,10,14
	8##	-	↓	-	-	-	-	-	↓	-	↓	-	-	-	-	↓	-	-	-	10	-	-	1,3,4,14
	9	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	10	-	-	-	1,3,4,8,14
	9**	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	-	-	-	1,3,4,14
	12	-	↓	-	-	-	-	-	↓	-	↓	-	-	-	-	↓	-	-	3	-	-	12	1,4,5,6,7,10,14
13	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	14	-	-	13	1,3,4,5,6,7,10	
Switching Time	t	1+2-	-	-	-	30	-	-	ns	-	-	-	30	-	-	ns	Pulse In	Pulse Out	-	-	11	-	3,4,14
	1-2+	-	-	-	45	-	-	-	↓	-	-	-	45	-	-	↓	1	2	-	-	↓	-	3,4,14
	14+13-	-	-	-	30	-	-	-	↓	-	-	-	30	-	-	↓	14	13	-	-	-	-	1,3,4
	14-13+	-	-	-	45	-	-	-	↓	-	-	-	45	-	-	↓	14	13	-	-	-	-	1,3,4

Pins not listed are left open.

Δ = Clock Pulse to pin 6, see Figure 1.

\* = Resistor value to V<sub>CC</sub>.† = I<sub>A80</sub> is symbol for MC779P‡ = I<sub>A10</sub> is symbol for MC779P# = I<sub>A16</sub> is symbol for MC779P## Pin 8 = LOW } Set by a momentary ground prior to the application  
\*\* Pin 9 = LOW } of the negative-going clock pulse.

FIGURE 1 — CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC879P

$T_A$	$V_L$	$V_H$
+25°C	+0.500 V $\pm$ 2.0 mV	+0.930 V $\pm$ 2.0 mV
0°C	+0.570 V $\pm$ 2.0 mV	+0.980 V $\pm$ 2.0 mV
+75°C	+0.450 V $\pm$ 2.0 mV	+0.790 V $\pm$ 2.0 mV

MC779P

$T_A$	$V_L$	$V_H$
+25°C	-0.460 V $\pm$ 2.0 mV	-0.900 V $\pm$ 2.0 mV
+15°C	+0.475 V $\pm$ 2.0 mV	+0.915 V $\pm$ 2.0 mV
+55°C	+0.430 V $\pm$ 2.0 mV	+0.850 V $\pm$ 2.0 mV

FIGURE 2 — TOGGLE MODE TEST CIRCUIT





FIGURE 3 — SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




# MULTIFUNCTION DEVICES

# PLASTIC MRTL MC700P/800P series

(1 J-K Flip-Flop, 1 Inverter, 2 Buffers)

## MC787P • MC887P

A medium-power monolithic device consisting of one J-K flip-flop, one inverter, and two buffer circuits in a single package. This J-K flip-flop can be operated in the toggling mode. Simultaneous logic ONE pulses applied to the SET and CLEAR terminals cause the output state to reverse. A direct clear input allows asynchronous entry for pre-clearing counters, inserting parallel data into registers, and other similar applications. The inverter is a basic MRTL gate and the buffers are high fan-out gates with single inputs.



### CLOCKED INPUT OPERATION ①

$t_n$ ②		$t_{n+1}$ ②	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

	$t_{Fog}$ MHz	$t_{pd}$ ns	$P_D$ (mW)	
			(Input High)	(Inputs Low)
FLIP-FLOP	4	—	91‡	79
EACH BUFFER	—	15	25	45
INVERTER	—	12	22	8


‡Only Clock Input High

1. Direct input ( $C_0$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q' output in the time period  $t_n$ .

$$2 = \bar{1}$$

$$12 = \bar{3}$$

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC787P  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC887P



TYPICAL RESISTANCE VALUES  
R1 = 450    R3 = 510  
R2 = 640    R4 = 225  
R5 = 100



## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC987P Test Limits							MC787P Test Limits							TEST VOLTAGE							Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS LISTED BELOW:							
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BoT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
Input Current	2I <sub>in</sub>	1	-	1200	-	1200	-	1140	μAdc	-	1000	-	1000	-	940	μAdc	1	-	-	-	11	2	3,4,5,6,7,10,14	
	I <sub>in</sub>	3	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	3	-	-	-	-	-	1,4,5,6,7,10,14	
	I <sub>in</sub>	5	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	5	-	8	-	-	-	1,3,4,14	
	2I <sub>in</sub>	6	-	1200	-	1200	-	1140	↓	-	1000	-	1000	-	940	↓	6	-	5, 7	-	-	-	↓	
	I <sub>in</sub>	7	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	7	-	9	-	-	-	↓	
	I <sub>in</sub>	10	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	10	-	8	-	-	-	↓	
	2I <sub>in</sub>	14	-	1200	-	1200	-	1140	↓	-	1000	-	1000	-	940	↓	14	-	-	-	↓	13	1,3,4,5,6,7,10	
Output Current	I <sub>AB</sub> †	2	15.0	-	15.0	-	14.25	-	mAdc	13.50	-	13.75	-	12.50	-	mAdc	-	2	-	1	11	-	3,4,5,6,7,10,14	
	I <sub>A3</sub> ‡	8	1.8	-	1.8	-	1.71	-	↓	1.65	-	1.65	-	1.56	-	↓	-	8	5, 10	-	-	-	3,4,5,6,7,10,14	
	I <sub>A3</sub> ‡	8	↓	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	8, 10	5	-	-	-	1,3,4,14	
	I <sub>A3</sub> ‡	9##	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	9	7	10	-	↓		
	I <sub>A5</sub> ‡	12	3.0	-	3.0	-	2.85	-	↓	2.65	-	2.65	-	2.50	-	↓	-	12	-	3	-	-	1,4,5,6,7,10,14	
	I <sub>AB</sub> †	13	15.0	-	15.0	-	14.25	-	↓	13.50	-	13.75	-	12.50	-	↓	-	13	-	14	↓	-	1,3,4,5,6,7,10	
Output Voltage	V <sub>out</sub>	2	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1	-	-	11	2	3,4,5,6,7,10,14	
	8Δ##	-	↓	-	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	5, 7	-	-	↓	-	1,3,4,10,14	
	8Δ**	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	5	-	7	-	-	↓	
	8Δ**	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	5, 7	-	-	↓	
	9	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	10	-	-	-	-	1,3,4,8,14	
	9Δ**	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	5, 7	-	-	-	-	1,3,4,10,14	
	9Δ##	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	7	-	5	-	-	↓	
	9Δ##	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	5, 7	-	-	↓	
	12	-	↓	-	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	-	-	-	1,4,5,6,7,10,14	
13	-	↓	-	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	14	-	-	↓	13	1,3,4,5,6,7,10		
Saturation Voltage	V <sub>CE(sat)</sub>	2	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	1	-	11	2	3,4,5,6,7,10,14	
	8##	-	↓	-	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	10	-	-	1,3,4,14	
	9	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	10	-	-	-	1,3,4,8,14	
	9**	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	-	-	-	1,3,4,14	
	12	-	↓	-	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	-	-	-	1,4,5,6,7,10,14	
13	-	↓	-	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	14	-	↓	13	1,3,4,5,6,7,10		
Switching Time	t	1+2-	-	-	-	30	-	-	ns	-	-	-	30	-	-	ns	Pulse In	Pulse Out	-	-	11	-	3,4,14	
	1-2+	-	-	-	45	-	-	-	↓	-	-	-	45	-	-	↓	1	2	-	-	-	-	3,4,14	
	14+13-	-	-	-	30	-	-	-	↓	-	-	-	30	-	-	↓	14	13	-	-	-	-	1,3,4	
	14-13+	-	-	-	45	-	-	-	↓	-	-	-	45	-	-	↓	14	13	-	-	↓	-	1,3,4	

Pins not listed are left open.

† = I<sub>A80</sub> is symbol for MC787P‡ = I<sub>A10</sub> is symbol for MC787P# = I<sub>A16</sub> is symbol for MC787P

Δ = Clock Pulse to pin 6, see Figure 1.

\* Resistor value to V<sub>CC</sub>## Pin 8 = LOW } Set by a momentary ground prior to the applica-  
\*\* Pin 9 = LOW } tion of the negative-going clock pulse.

## MC787P, MC887P (continued)

FIGURE 1 — CLOCK PULSE DEFINITION




FIGURE 2 — TOGGLE MODE TEST CIRCUIT






FIGURE 3 — SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




# DUAL HALF-ADDERS

# PLASTIC MRTL MC700P/800P series

## MC775P • MC875P



Two half-adder devices in a single package. Each device can be used to supply the SUM and CARRY operations on two input signals. E.g., if the inputs are applied to pins 1 and 14, and their complements to pins 2 and 3, the SUM of the inputs appears on pin 13 while the CARRY appears on pin 12.




IF:  $2 = \bar{1}$ , &  $3 = \bar{14}$   
 THEN:  $12 = 1 \cdot 14$ , &  $13 = 1 \cdot \bar{14} + \bar{1} \cdot 14$

$t_{pd} = 20 \text{ ns typ}$   
 $P_D = 120 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES MC775P LOADING FACTOR.  
 NUMBER IN BRACKETS INDICATES MC875P LOADING FACTOR.

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-adder only.  
The other half-adder is tested in the same manner.

																	TEST VOLTAGE VALUES							
																	(Volts)							
																	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$			
																	@ Test Temperature							
MC875P	{	0°C	0.960	0.930	1.80	0.570	3.60																	
		+25°C	0.910	0.880	1.80	0.500	3.60																	
		+75°C	0.820	0.790	1.80	0.450	3.60																	
MC775P	{	+15°C	0.865	0.865	1.80	0.475	3.60																	
		+25°C	0.850	0.850	1.80	0.460	3.60																	
		+55°C	0.800	0.800	1.80	0.430	3.60																	

ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-adder only.  
The other half-adder is tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC875P Test Limits							MC775P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	$I_{in}$	1 2 3 14	- - - -	600 ↓ - ↓	- - - -	600 ↓ - ↓	- - - -	570 ↓ - ↓	$\mu\text{Adc}$ ↓ - ↓	- - - -	500 ↓ - ↓	- - - -	500 ↓ - ↓	- - - -	470 ↓ - ↓	$\mu\text{Adc}$ ↓ - ↓	1 2 3 14	- - - -	14 3 2 14	- - - -	11 ↓ - ↓	4 ↓ - ↓	
Output Current	$I_{A4}^*$ $I_{A5}^\dagger$ $I_{A5}^\dagger$	12 13 13	2.4 3.0 3.0	- - -	2.4 3.0 3.0	- - -	2.28 2.85 2.85	- - -	$\text{mA}\text{dc}$ ↓ ↓	- 2.65 2.65	- - -	- 2.65 2.65	- - -	- 2.5 2.5	- - -	$\text{mA}\text{dc}$ $\text{mA}\text{dc}$ $\text{mA}\text{dc}$	- - -	12 1, 2, 13 3, 13, 14	- - -	2, 3 - -	11 ↓ ↓	4 ↓ ↓	
Output Voltage	$V_{out}$	12 12 13	- - -	500 ↓ -	- - -	400 ↓ -	- - -	400 ↓ -	$\text{mVdc}$ ↓ ↓	- - -	400 ↓ -	- - -	300 ↓ -	- - -	320 ↓ -	$\text{mVdc}$ ↓ ↓	- - -	2 3 12	- - 1, 13	- - -	11 ↓ ↓	4 ↓ ↓	
Saturation Voltage	$V_{CE(sat)}$	12 12 13 13	- - - -	400 ↓ - ↓	- - - -	300 ↓ - ↓	- - - -	350 ↓ - ↓	$\text{mVdc}$ ↓ ↓ ↓	- - - -	300 ↓ - ↓	- - - -	290 ↓ - ↓	- - - -	320 ↓ - ↓	$\text{mVdc}$ ↓ ↓ ↓	- - - -	- - 1, 14 2, 3	2 3 1, 14 2, 3	- - 2, 3 1, 14	11 ↓ ↓ ↓	4 ↓ ↓ ↓	
Switching Time	$t$	2+12- 2-12+ 1+13+ 1-13-	- - - -	- - - -	- - - -	20 30 36 36	- - - -	- - - -	ns ↓ ↓ ↓	- - - -	- - - -	- - - -	20 30 36 36	- - - -	- - - -	ns ↓ ↓ ↓	Pulse In 2 2 1 1	Pulse Out 12 12 13 13	- - - -	- - - -	11 ↓ - ↓	4 4 4, 12 4, 12	

Ground inputs of half-adder not under test. Other pins not listed are left open. \*  $I_{AB}$  is symbol for MC775

†  $I_{A16}$  is symbol for MC775

**MC796P • MC896P**

Provides the SUM and CARRY functions while requiring only the AUGEND (A) and ADDEND (B) inputs with CARRY IN.

**TRUTH TABLE**

INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**POSITIVE LOGIC**

$$C_o = ABC_i + AB\bar{C}_i + \bar{A}BC_i + \bar{A}\bar{B}C_i$$

$$S = ABC_i + AB\bar{C}_i + \bar{A}BC_i + \bar{A}\bar{B}\bar{C}_i$$

$$t_{pd} = 60 \text{ ns typ}$$

$$P_D = 84 \text{ mW typ}$$

NUMBER IN PARENTHESIS INDICATES M796P LOADING FACTOR.

NUMBER IN BRACKETS INDICATES MC896P LOADING FACTOR.

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one full adder only.  
The other full adder is tested in the same manner.

@Test Temperature			TEST VOLTAGE VALUES (Volts)						
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC896P	{	0°C	0.960	0.930	1.80	0.570	3.80		
		+25°C	0.910	0.800	1.80	0.500	3.80		
		+75°C	0.820	0.790	1.80	0.450	3.80		
MC796P	{	+15°C	0.865	0.865	1.80	0.475	3.60		
		+25°C	0.850	0.850	1.80	0.460	3.60		
		+55°C	0.800	0.800	1.80	0.430	3.60		
Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW :					Gnd	
+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
Min	Max								
-	1410	μAdc	2	-	-	-	11	4	
-	↓	↓	13	-	-	-	↓	↓	
-			14	-	-	-			
2.03	-	mAdc	-	3,13,14	-	2	11	4	
↓	-	↓	-	2,3,13	-	14	↓	↓	
	-		-	2,3,14	-	13			
	-		-	{ 2,3, }	-	-			
			-	{13,14}	-				
	-		-	12,13	-	2,14			
	-		-	12,14	-	2,13			
	-		-	2,12	-	13,14			
	-		-	{2,12, }	-	-	↓	↓	
			-	{13,14}	-				
-	320	mVdc	-	-	-	2,13,14	11	4	
-	↓	↓	-	13	-	2,14	↓	↓	
-			-	14	-	2,13			
-			-	2	-	13,14			
-			-	-	-	2,13,14			
-			-	13,14	-	2			
-			-	2,14	-	13	↓	↓	
-			-	2,14	-	13			
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-			-						
-									


\* Symbol is  $I_{A13}$  for MC796P.

Ground inputs of full adder not under test.  
Other pins not listed are left open.

# MC796P, MC896P (continued)




## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



**MC797P • MC897P**

Provides the DIFFERENCE and BORROW functions while requiring only MINUEND (X) and SUBTRAHEND (Y) inputs with BORROW IN.



TRUTH TABLE				
INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
X	Y	B <sub>i</sub>	D	B <sub>o</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

## POSITIVE LOGIC

$$D = YXB_i + Y\bar{X}\bar{B}_i + \bar{Y}XB_i + \bar{Y}\bar{X}\bar{B}_i$$

$$B_o = \bar{Y}\bar{X}B_i + Y\bar{X}\bar{B}_i + YXB_i + YXB_i$$

$$t_{pd} = 60 \text{ ns typ}$$

$$P_o = 84 \text{ mW typ}$$

NUMBER IN PARENTHESIS INDICATES MC797P LOADING FACTOR.  
NUMBER IN BRACKETS INDICATES MC897P LOADING FACTOR.



## ELECTRICAL CHARACTERISTICS


Test procedures are given for only one subtractor.  
The other subtractor is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC897P Test Limits							MC797P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	3 I <sub>In</sub>	2 3 14	- - -	1800 ↓ -	- - -	1800 ↓ -	- - -	1710 ↓ -	μAdc ↓ -	- - -	1500 ↓ -	- - -	1500 ↓ -	- - -	1410 ↓ -	μAdc ↓ -	2 13 14	- - -	- - -	- - -	11 ↓ -	4 ↓ -	
Output Current	I <sub>A4</sub> *	3 ↓ 12 ↓	2.40 ↓ -	- - -	2.40 ↓ -	- - -	2.28 ↓ -	- - -	mA <sub>dc</sub> ↓ -	2.15 ↓ -	- - -	2.15 ↓ -	- - -	2.03 ↓ -	- - -	mA <sub>dc</sub> ↓ -	- - -	{ 2,3, 13,14 }	- 3,13 3,14	- - -	- 2,14 2,13	11 ↓ -	4 ↓ -
Output Voltage	V <sub>out</sub>	3 ↓ 12 ↓	- - -	500 ↓ -	- - -	400 ↓ -	- - -	400 ↓ -	mVdc ↓ -	- - -	400 ↓ -	- - -	300 ↓ -	- - -	320 ↓ -	mVdc ↓ -	- - -	2,13 2,14 -	- - -	14 13 2,13,14	11 ↓ -	4 ↓ -	
Switching Time	t	2+12+ 2-12- 2+3+ 2-3- 14+12+ 14-12- 14+3- 14-3+ 13+12- 13-12+ 13+3+ 13-3-	- - - - - - - - - - - -	- - - - - - - - - - - -	- 60 60 65 60 ↓ 65 60 ↓ -	- - - - - - - - - - - -	- - - - - - - - - - - -	ns ↓ -	- - - - - - - - - - - -	- - - - - - - - - - - -	- - - - - - - - - - - -	60 60 65 60 ↓ 65 60 ↓ -	- - - - - - - - - - - -	- - - - - - - - - - - -	ns ↓ 13 ↓ -	Pulse In 2 ↓ 14 ↓ 13 ↓	13,14 ↓ 13 ↓ 2,14 2,14	Pulse Out 12 12 3 3 12 12 3 3	- - - - 2,13 2,13 2 ↓	11 ↓ -	4 ↓ -		


\* Symbol for MC797P is I<sub>A13</sub>.

Ground input pins of subtractor not under test.  
Other pins not listed are left open.

MC797P, MC897P (continued)





SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## PLASTIC MRTL MC700P/800P series

# MC784P • MC884P




NUMBER IN PARENTHESIS  
INDICATES MC784P LOADING FACTOR

NUMBER IN BRACKETS  
INDICATES MC884P LOADING FACTOR

$t_{pd} = 22 \text{ ns typ}$   
 $P_D = 120 \text{ mW typ}$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-shift register only.  
The other half-shift register is tested in the same manner.

			TEST VOLTAGE VALUES					
			(Volts)					
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BoT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC884P	{	0°C	0.960	0.930	1.80	0.570	3.60	
		+25°C	0.910	0.880	1.80	0.500	3.60	
		+75°C	0.820	0.790	1.80	0.450	3.60	
MC784P	{	+15°C	0.865	0.865	1.80	0.475	3.60	
		+25°C	0.850	0.850	1.80	0.460	3.60	
		+55°C	0.800	0.800	1.80	0.430	3.60	
st Limits			TEST VOLTAGE					
+55°C		Unit	APPLIED TO PINS LISTED BELOW:					
Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BoT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
-	470	μAdc	1	-	2	-	11	4
-	940	↓	2	-	1, 3	-	↓	↓
-	470	↓	3	-	2	-	↓	↓
2. 03	-	mAdc	-	2, 12	-	-	11	4, 14†
↓	-	↓	-	3, 12	-	-	↓	4
↓	-	↓	-	2, 14	-	-	↓	4, 12†
↓	-	↓	-	1, 14	-	-	↓	4
-	320	mVdc	-	14	2, 3	-	11	4
-	320	mVdc	-	12	1, 2	-	11	4
-	320	mVdc	-	-	1, 2, 3	-	11	4, 12†
-	↓	↓	-	-	-	2, 3	↓	4, 14
-	↓	↓	-	-	1, 2, 3	-	↓	4, 14†
-	↓	↓	-	-	-	1, 2	↓	4
-	-	ns	Pulse In	Pulse Out	-	-	11	4, 12
-	-	ns	1	14	-	-	11	4, 12
-	-	ns	1	14	-	-	11	4, 12

Ground input pins of half-register not under test. Other pins not listed are left open.

† Silicon diode to ground.


\* Symbol is I<sub>A13</sub> for the MC784P.

# DUAL HALF-SHIFT REGISTERS

PLASTIC MRTL MC700P/800P series

## MC783P • MC883P

Dual half-shift registers each with built-in inverter, in a single package. Information coming in on pins 1 and 2 will be transferred to pins 14 and 12 when the gating signal, pin 3, goes low. If all three inputs, 1, 2, and 3, are low, the outputs, 12 and 14, will both be low.




$$14 = \overline{12} (1 + 2)$$

$$12 = \overline{14} (3 + 2)$$



$t_{pd} = 22 \text{ ns typ}$   
 $P_D = 140 \text{ mW typ}$

NUMBER IN PARENTHESES INDICATES  
 LOADING FACTOR FOR MC783P  
 NUMBER IN BRACKETS INDICATES  
 LOADING FACTOR FOR MC883P



TYPICAL RESISTANCE  
 VALUES  
 $R_1 = 450 \Omega$   
 $R_2 = 840 \Omega$   
 $R_3 = 800 \Omega$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-shift register only.  
The other half-shift register is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC883P Test Limits							MC783P Test Limits							TEST VOLTAGE					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	APPLIED TO PINS LISTED BELOW:					
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BoT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			0°C		+25°C		+75°C			+15°C		+25°C		+55°C			(Volts)					
Input Current	I <sub>in</sub>	1	-	600	-	600	-	570	μA <sub>dc</sub>	-	500	-	500	-	470	μA <sub>dc</sub>	1	-	2	-	11	4
	3I <sub>in</sub>	2	-	1800	-	1800	-	1710	↓	-	1500	-	1500	-	1410	↓	2	-	1, 3	-	↓	↓
	I <sub>in</sub>	3	-	600	-	600	-	570	↓	-	500	-	500	-	470	↓	3	-	2	-	↓	↓
Output Current	IA4*	12	2.4	-	2.4	-	2.28	-	mA <sub>dc</sub>	2.15	-	2.15	-	2.03	-	mA <sub>dc</sub>	-	2, 12	-	-	11	4, 14†
	1A4*	12	2.4	-	2.4	-	2.28	-	↓	2.15	-	2.15	-	2.03	-	↓	-	3, 12	-	-	↓	4
	IA5**	13	3.0	-	3.0	-	2.85	-	↓	2.65	-	2.65	-	2.5	-	↓	-	13	-	2	↓	4
	IA4*	14	2.4	-	2.4	-	2.28	-	↓	2.15	-	2.15	-	2.03	-	↓	-	2, 14	-	-	↓	4, 12†
	1A4*	14	2.4	-	2.4	-	2.28	-	↓	2.15	-	2.15	-	2.03	-	↓	-	1, 14	-	-	↓	4
Output Voltage	V <sub>out</sub>	12	-	500	-	400	-	400	mV <sub>dc</sub>	-	400	-	300	-	320	mV <sub>dc</sub>	-	14	2, 3	-	11	4
		13	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2	-	-	↓	↓
		14	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	12	1, 2	-	↓	↓
Saturation Voltage	V <sub>CE(sat)</sub>	12	-	400	-	300	-	350	mV <sub>dc</sub>	-	300	-	290	-	320	mV <sub>dc</sub>	-	-	1, 2, 3	-	11	4, 12†
		12	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	2, 3	↓	4, 14
		13	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	2	-	↓	4
		14	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	1, 2, 3	-	↓	4, 14†
		14	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	1, 2	↓	4, 12
Switching Time	t	2+13-	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	Pulse In	Pulse Out	-	-	11	4
		2-13+	-	-	-	40	-	-	↓	-	-	-	40	-	-	↓	2	13	-	-	↓	4
		1+14+	-	-	-	28	-	-	↓	-	-	-	28	-	-	↓	1	13	-	-	↓	4, 12
		1-14-	-	-	-	24	-	-	↓	-	-	-	24	-	-	↓	1	14	-	-	↓	4, 12

Ground input pins of half-shift register not under test. Other pins not listed are left open. \* Symbol is I<sub>A13</sub> for MC783P. \*\* Symbol is I<sub>A16</sub> for MC783P † Silicon diode to ground.


## ADDITIONS AND MODIFICATIONS

## ADDITIONS AND MODIFICATIONS




## ADDITIONS AND MODIFICATIONS

## ADDITIONS AND MODIFICATIONS



**COMMERCIAL**  
**MRTL**  
**INTEGRATED CIRCUITS**  
**LOW-POWER**  
**AND**  
**MEDIUM-POWER**  
**MC700 SERIES**



# MILLIWATT AND MEDIUM-POWER

# COMMERCIAL MRTL

## INTEGRATED CIRCUITS

### INDEX

In this series of MRTL logic circuits, medium and low-power devices are combined and specified for compatible application in commercial usages. Medium-power devices have loading factors normalized for compatibility with low-power for ease of mixing the two power levels in a system.

### INDEX

	Page No.
General Information	6-246
Summary of Devices Available in Metal Cans (G Suffix)	6-248
Summary of Devices Available in Flat Packages (F Suffix)	6-251

DEVICE	POWER	PACKAGE	DEVICE	POWER	PACKAGE
<b>GATES</b>			<b>COUNTER ADAPTERS</b>		
MC703 3-Input Gates	MRTL	F, G	MC701 Counter Adapter	MRTL	G
MC707 4-Input Gates	MRTL	F, G			
MC711 4-Input Gates	mW MRTL	F, G	<b>ADDERS</b>		
MC728 5-Input Gates	mW MRTL	F, G	MC704 Half Adders	MRTL	F, G
MC729 5-Input Gates	MRTL	F, G	MC708 Half Adders	mW MRTL	F, G
MC710 Dual 2-Input Gates	mW MRTL	F, G	MC712 Half Adders	mW MRTL	F, G
MC714 Dual 2-Input Gates	MRTL	F, G	MC775 Dual Half Adder	MRTL	F
MC715 Dual 3-Input Gates	MRTL	F, G			
MC718 Dual 3-Input Gates	mW MRTL	F, G	<b>HALF-SHIFT REGISTERS</b>		
MC719 Dual 4-Input Gate	mW MRTL	F	MC705 Half-Shift Registers		
MC725 Dual 4-Input Gate	MRTL	F	with Inverter	MRTL	F, G
MC792 Triple 3-Input Gate	MRTL	F	MC706 Half-Shift Registers		
MC793 Triple 3-Input Gate	mW MRTL	F	without Inverter	MRTL	F, G
MC717 Quad 2-Input Gate	mW MRTL	F	MC783 Dual Half-Shift Register		
MC724 Quad 2-Input Gate	MRTL	F	with Inverter	MRTL	F
			MC784 Dual Half-Shift Register		
			without Inverter	MRTL	F
<b>BUFFERS</b>			<b>FLIP-FLOPS</b>		
MC700 Buffers	MRTL	F, G	MC702 R-S Flip-Flop	MRTL	G
MC709 Buffers	mW MRTL	F, G	MC720 J-K Flip-Flops	mW MRTL	F, G
MC781 Dual Buffer	mW MRTL	G	MC722 J-K Flip-Flops	mW MRTL	F, G
MC799 Dual Buffers	MRTL	F, G	MC723 J-K Flip-Flops	MRTL	F, G
MC798 Dual 2-Input Buffer	mW MRTL	F	MC726 J-K Flip-Flops	MRTL	F, G
MC788 Dual 3-Input Buffer	MRTL	F	MC774 J-K Flip-Flop	MRTL	G
			MC782 J-K Flip-Flop	mW MRTL	G
<b>INVERTERS</b>			MC776 Dual J-K Flip-Flop	mW MRTL	F
MC727 Quad Inverters	MRTL	F, G	MC790 Dual J-K Flip-Flop	MRTL	F
MC789 Hex Inverter	MRTL	F	MC791 Dual J-K Flip-Flop	MRTL	F
			MC713 Type D Flip-Flops	mW MRTL	F, G
<b>EXPANDERS</b>			MC778 Dual Type D Flip-Flop	mW MRTL	F
MC721 Dual 2-Input Expanders	mW MRTL	F, G			
MC786 Dual 4-Input Expander	MRTL	F			
MC785 Quad 2-Input Expander	MRTL	F			

## NUMERICAL INDEX (Functions and Characteristics)

$V_{CC} = 3.6 \text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$

Function	Type ① +15 to +55°C	Case	Output Loading Factor Each Output	Propagation Delay tpd ns typ	Total Power Dissipation mW typ/pkg
----------	------------------------	------	---	---------------------------------------	--

### MRTL

Buffer	MC700	72,96	80	20	25/50 ②
Counter Adapter	MC701	96	16	22	80
R-S Flip-Flop	MC702	96	13	14	32
3-Input NOR Gate	MC703	72,96	16	12	28/7.5 ②
Half Adder	MC704	72,96	16	14	65
Half-Shift Register	MC705	72,96	13	22	75
Half-Shift Register (w/o Inverter)	MC706	72,96	13	22	52
4-Input NOR Gate	MC707	72,96	16	12	30/7.5 ②
Dual 2-Input NDR Gate	MC714	72,96	16	12	50/15 ②
Dual 3-Input NOR Gate	MC715	72,96A	16	12	55/15 ②
J-K Flip-Flop	MC723	72,96	10	35	91/79 ④
Quad 2-Input NOR Gate	MC724	83	16	12	100/30 ②
Dual 4-Input NOR Gate	MC725	83	16	12	60/15 ②
J-K Flip-Flop	MC726	72,96A	16	35	100/86 ④
Quad Inverter	MC727	72,96A	16	12	87/30 ②
5-Input NDR Gate	MC729	72,96	16	12	33/7.5 ②
Quad Exclusive OR Gate	MC771	83	16	12	87
J-K Flip-Flop	MC774	96	16	35	100/86 ④
Dual Half Adder	MC775	83	16	20	120
Dual Half Shift Register	MC783	83	13	22	140
Dual Half Shift Register w/Inverter	MC784	83	13	22	100
Quad 2-Input Expander	MC785	83	—	12	20/ — ②
Dual 4-Input Expander	MC786	83	—	12	20/ — ②
Dual 3-Input Buffer, non-inverting	MC788	83	80	24	145/56 ②
Hex Inverter	MC789	83	16	12	130/15 ②
Dual J-K Flip-Flop	MC790	83	10	35	182/158 ④
Dual J-K Flip-Flop	MC791	83	16	40	190/160 ④
Triple 3-Input NOR Gate	MC792	83	16	12	82/24 ②
Dual Full Adder	MC796	83	13	60	84
Quad Full Subtractor	MC797	83	13	60	84
Quad Buffer	MC799	72,96A	80	20	50/100 ②
Hex Expander	MC9719	83	—	12	13/ — ②

### mW MRTL

Half Adder	MC708	72,96	4	60	19/12.5 ②
2-Input Buffer	MC709	72,96	30	57	7.0/23 ②
Dual 2-Input NOR Gate	MC710	72,96	4	27	10/2.5 ②
Dual 4-Input OR/NOR Gate	MC711	72,96	4	60	8.0/5.5 ②
Half Adder	MC712	72,96	4	66	15.5/10.5 ②
Type O Flip-Flop	MC713	72,96	3	75	24/17.5 ③
Quad 2-Input NOR Gate	MC717	83	4	27	20/5.0 ②
Quad 3-Input NDR Gate	MC718	72,96A	4	27	12/2.5 ②
Dual 4-Input NOR Gate	MC719	83	4	27	13/2.5 ②
J-K Flip-Flop	MC720	72,96	2	50	20.5/14.5 ④
Dual 2-Input Gate Expander	MC721	72,96	—	27	3.0/ — ②
J-K Flip-Flop	MC722	72,96A	4	70	24/20 ④
5-Input NOR Gate	MC728	72,96	4	27	7.5/1.0 ②
Dual J-K Flip-Flop	MC776	83	2	50	41/29 ④
Dual Type D Flip-Flop	MC778	83	3	60	48/35 ③
Dual Buffer	MC781	96	30	57	14/46 ②
J-K Flip-Flop	MC782	96	2	80	23/21 ④
Triple 3-Input NOR Gate	MC793	83	4	27	18/3.5 ②
Dual 2-Input Buffer	MC798	83	30	57	14/46 ②
Quad 2-Input Expander	MC9721	83	—	27	20/ — ②

① G suffix denotes Metal Can, F suffix denotes Flat Package; i.e., MC718G = Metal Can, MC718F = Flat Package.

② Inputs High/Inputs Low.

③ Direct Set and Direct Clear Low, All Other Inputs High/All Inputs Low

④ Only Clock Input High/Inputs Low

## GENERAL INFORMATION

## COMMERCIAL MRTL MC700 series



TO-99



TO-100




TO-91




TO-86


## OUTLINE DIMENSIONS




Pin 4 connected to case.



Pin 5 connected to case.



Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.



Lead 1 identified by color dot or by elbow on lead. All leads electrically isolated from package.

## TEST CONDITION TOLERANCES

$V_{BOT} = \pm 10$  mV

$V_{CC} = \pm 10$  mV

$V_{in} = \pm 2$  mV

$V_R = \pm 1\%$

$V_{on} = \pm 2$  mV

$V_{off} = \pm 2$  mV

## GENERAL RULES

- Testing tables shown in the MC900/800 MRTL and the MC908/808 mW MRTL sections of this volume may be utilized for testing MC700F and G commercial series devices. Pin number configurations are the same. MC700 series forcing functions and test limits are shown on page 6-247.
- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
- For ease of mixing MRTL and mW MRTL in the same system, the loading factors are normalized in accordance with the input currents being driven.
- Any number of gates may be paralleled; the input loading is increased by 1/4 load if only one gate is connected to  $V_{CC}$ .

- When paralleling gates with  $V_{CC}$  connected, a maximum of 4 outputs may be paralleled, increasing the input loading factor by 2.33.
- If the counter adapter is paralleled with another circuit, the output drive capability must be reduced by two loads. The reason for this drive reduction is the 1280-ohm resistance that connects the output terminals on the counter adapter.
- All unused input pins should be returned to ground.
- EXPANDER RULES:
  1. The MC785F, MC786F and MC9719F MRTL expanders can be used to expand medium-power MRTL output nodes only.
  2. When using the MC785F, MC786F or MC9719F subtract 0.5 from the output loading factor of the medium-power MRTL expanded gate for each expander node that is connected; also increase the input loading factor of the medium-power expanded gate by a factor of 1.33.

## GENERAL INFORMATION (continued)

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ )

Rating	Symbol	Value	Unit
Logic Input Voltage		$\pm 4.0$	Vdc
Power Supply Voltage (Pulsed $\leq 1$ second)		+12	Vdc
Operating Temperature Range MC700G/F Series	$T_A$	+15 to +55	$^\circ\text{C}$
Storage Temperature Range	$T_{\text{stg}}$	-55 to +125	$^\circ\text{C}$

### ELECTRICAL CHARACTERISTICS

Characteristic	Milliwatt MRTL			MRTL			Unit
	+15 $^\circ\text{C}$	+25 $^\circ\text{C}$	+55 $^\circ\text{C}$	+15 $^\circ\text{C}$	+25 $^\circ\text{C}$	+55 $^\circ\text{C}$	
$I_{A3}$	0.420	0.420	0.420	—	—	—	mAdc min
$I_{A4}$	0.570	0.570	0.570	—	—	—	mAdc min
$I_{A10}$	—	—	—	1.65	1.85	1.65	mAdc min
$I_{A13}$	—	—	—	2.15	2.15	2.03	mAdc min
$I_{A16}$	—	—	—	2.65	2.65	2.5	mAdc min
$I_{AB}$	5.0	5.0	5.0	13.5	13.75	12.5	mAdc min
$I_{CEX}$	50	50	100	225	225	250	$\mu\text{Adc max}$
$I_{in}$	0.150	0.150	0.150	0.500	0.500	0.470	mAdc max
2 $I_{in}$	0.300	0.300	0.300	1.0	1.0	0.94	mAdc max
$V_{out}$	0.400	0.300	0.320	0.400	0.300	0.320	Vdc max
$V_{CE}$	0.220	0.230	0.320	0.300	0.290	0.320	Vdc max

#### TEST CONDITIONS

$V_{BOT}$	1.8	1.8	1.8	1.8	1.8	1.8	Vdc
$V_{CC}$	3.6	3.6	3.6	3.6	3.6	3.6	Vdc
$V_{in}$	0.865	0.850	0.800	0.865	0.850	0.800	Vdc
$V_{off}$	0.475	0.460	0.430	0.475	0.460	0.430	Vdc
$V_{on}$	0.865	0.850	0.800	0.865	0.850	0.800	Vdc
$V_R^*$	4600	4800	5000	640	640	640	Ohms

\*Resistor value to  $V_{CC}$

### DEFINITIONS

$I_{A2}$ ,  $I_{A3}$ , Minimum available output current from a device with  $I_{A4}$ ,  $I_{A5}$ , an output loading factor of 2, 3, 4, 5, 10, 13, and 16  $I_{A10}$ ,  $I_{A13}$ , respectively. Output voltage not to fall below the value  $I_{A16}$  of  $V_{on}$ .

$I_{AB}$  Minimum available output current from a buffer. Output voltage not to fall below the value of  $V_{on}$ .

$I_{AM}$  The maximum available current from the output of a Dual Gate.

$I_{CEX}$  Collector current of a circuit when  $V_{in}$  is applied to the output pin and  $V_{off}$  is applied to the input pins.

$I_{in}$  Maximum input current drawn by one input of a gate with  $V_{in}$  applied. All other gate inputs are returned to  $V_{BOT}$ .

1.8  $I_{in}$  Current drawn from the  $V_{in}$  supply by the Toggle pin of the Flip-Flop.

2  $I_{in}$  Maximum input current drawn by one input of a device with 2 bases internally tied together.

$I_L$  Isolation leakage current.

$I_O$  Output load current.

$V_{BOT}$  A high value voltage applied to an input of a device to insure saturation of the driven transistor.

$V_{CC}$  Supply voltage.

$V_{CE(sat)}$  Maximum saturation voltage with  $V_{BOT}$  applied to the input.

$V_{in}$  Minimum high level voltage applied to the input of a device.

$V_{LL}$  A supply voltage low enough to allow flow of leakage currents only.

$V_{off}$  The maximum voltage which may be applied to an input terminal without turning the transistor on.

$V_{on}$  The minimum voltage which may be applied to an input terminal that will turn the transistor on.

$V_{out}$  The maximum output voltage with  $V_{on}$  applied to the input.

$V_R$  Value of external resistor connected to  $V_{CC}$  for test purposes.

$V_{RH}$  = highest node resistor value

$V_{RL}$  = lowest node resistor value

## COMMERCIAL MRTL DEVICES AVAILABLE IN METAL CANS

The logic diagrams on these pages describe the MC700 Series Commercial MRTL integrated circuits available in metal cans, and permit quick selection of those circuits required for the implementation of a commercial system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal). Medium-power devices have loading factors normal-

ized for compatibility with the low-power devices for ease of mixing the two power levels in a system.


The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the unit. Loading data are valid over the temperature range of +15 to +55°C, with  $V_{CC} = 3.6 \text{ V} \pm 10\%$ . For the TO-99 metal can,  $V_{CC}$  is applied to pin 8, with ground connected to pin 4. For the TO-100 metal can,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5.

## GATES


<p><b>MC703G 3-Input Gate</b> (medium-power)</p> $6 = 1 + 2 + 3$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 28 \text{ mW}</math> (Input High) 7.5 mW (Inputs Low)</p>	<p><b>MC711G 4-Input Gate</b> (milliwatt)</p> $7 = 1 + 2 + 3 + 5$ $6 = 1 + 2 + 3 + 5$ <p><math>t_{pd} = 60 \text{ ns}</math> <math>P_D = 8.0 \text{ mW}</math> (Input High) 5.5 mW (Inputs Low)</p>	<p><b>MC707G 4-Input Gate</b> (medium-power)</p> $6 = 1 + 2 + 3 + 5$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 30 \text{ mW}</math> (Input High) 7.5 mW (Inputs Low)</p>
<p><b>MC728G 5-Input Gate</b> (milliwatt)</p> $7 = 1 + 2 + 3 + 5 + 6$ <p><math>t_{pd} = 27 \text{ ns}</math> <math>P_D = 7.5 \text{ mW}</math> (Input High) 1.0 mW (Inputs Low)</p>	<p><b>MC729G 5-Input Gate</b> (medium-power)</p> $7 = 1 + 2 + 3 + 5 + 6$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 33 \text{ mW}</math> (Input High) 7.5 mW (Inputs Low)</p>	<p><b>MC710G Dual 2-Input Gate</b> (milliwatt)</p> $7 = 1 + 2$ <p><math>t_{pd} = 27 \text{ ns}</math> <math>P_D = 10 \text{ mW}</math> (Input High) 2.5 mW (Inputs Low)</p>
<p><b>MC714G Dual 2-Input Gate</b> (medium-power)</p> $7 = 1 + 2$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 50 \text{ mW}</math> (Input High) 15 mW (Inputs Low)</p>	<p><b>MC718G Dual 3-Input Gate</b> (milliwatt)</p> $4 = 1 + 2 + 3$ <p><math>t_{pd} = 27 \text{ ns}</math> <math>P_D = 12 \text{ mW}</math> (Input High) 2.5 mW (Inputs Low)</p>	<p><b>MC715G Dual 3-Input Gate</b> (medium-power)</p> $4 = 1 + 2 + 3$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 55 \text{ mW}</math> (Input High) 15 mW (Inputs Low)</p>




## BUFFERS




## INVERTER




## EXPANDER



## COUNTER ADAPTER




## HALF ADDERS




## FLIP-FLOPS

### MC702G R-S Flip-Flop (medium-power)



$t_{pd} = 14 \text{ ns}$   
 $P_D = 32 \text{ mW}$

### MC713G Type D Flip-Flop (milliwatt)



$t_{pd} = 75 \text{ ns}$   
 $P_D = 24 \text{ mW}$  (Direct Set and Direct Clear  
Inputs Low, All other Inputs High)  
17.5 mW (All Inputs Low)

DIRECT INPUT OPERATION ①			
$S_D$	$C_D$	$D$	$\bar{D}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ③			
$t_n$	$t_{n+1}$	$Q$	$\bar{Q}$
S	Q	0	1
1	1	0	1
0	0	1	0

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
0 = low state  
1 = high state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse

### J-K FLIP-FLOP TRUTH TABLES

DIRECT INPUT  
OPERATION ①  
MC722 and  
MC726 only


$S_D$	$C_D$	$D$	$\bar{D}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT  
OPERATION ③  
all types

$t_n$	$t_{n+1}$	$Q$	$\bar{Q}$
S	C	$D_n$	$\bar{D}_n$
1	1	0	1
0	1	0	1
0	0	$\bar{Q}_n$	$D_n$


1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $D_n$  is the state of the Q output in the time period  $t_n$ .

### MC720G J-K Flip-Flop (milliwatt)




$t_{pd} = 50 \text{ ns}$   
 $P_D = 20.5 \text{ mW}$  (Only Clock Input High)  
14.5 mW (Inputs Low)

### MC722G J-K Flip-Flop (milliwatt)




$t_{pd} = 70 \text{ ns}$   
 $P_D = 24 \text{ mW}$  (Only Clock Input High)  
20 mW (Inputs Low)

### MC723G J-K Flip-Flop (medium-power)




$f_{Tog} = 4.0 \text{ MHz}$   
 $t_{pd} = 30 \text{ ns}$   
 $P_D = 91 \text{ mW}$  (Only Clock Input High)  
79 mW (Inputs Low)

### MC726G J-K Flip-Flop (medium-power)




$f_{Tog} = 4.0 \text{ MHz}$   
 $P_D = 100 \text{ mW}$  (Only Clock Input High)  
86 mW (Inputs Low)

### MC774G J-K Flip-Flop (medium-power)



$t_{pd} = 35 \text{ ns}$   
 $P_D = 100 \text{ mW}$  (Only Clock Input High)  
86 mW (Inputs Low)


### MC782G J-K Flip-Flop (milliwatt)



$t_{pd} = 80 \text{ ns}$   
 $P_D = 23 \text{ mW}$  (Only Clock  
Input High)  
21 mW (Inputs Low)


## HALF-SHIFT REGISTERS

### MC705G Half-Shift Register (medium-power)



$t_{pd} = 22 \text{ ns}$   
 $P_D = 75 \text{ mW}$

### MC706G Half-Shift Register (without inverter—medium-power)



$7 = \bar{5} (1 + 2)$   
 $5 = \bar{7} (2 + 3)$   
 $t_{pd} = 22 \text{ ns}$   
 $P_D = 52 \text{ mW}$










## COMMERCIAL MRTL DEVICES AVAILABLE IN FLAT PACKAGES

The logic diagrams shown on these pages describe the MC700 Series Commercial MRTL integrated circuits available in flat packages, and permit quick selection of those circuits required for implementation of a commercial system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal). Medium-power devices have loading factors normalized

for compatibility with the low-power devices for ease of mixing the two power levels in a system.

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the unit. Loading data are valid over the temperature range of +15 to +55°C, with  $V_{CC} = 3.6 \text{ V} \pm 10\%$ . For the TO-91 flat package,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5. For the TO-86 flat package,  $V_{CC}$  is applied to pin 14, with ground connected to pin 7.


## GATES

<p><b>MC703F 3-Input Gate</b> (medium-power)</p>  $8 = 2 + 3 + 4$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 28 \text{ mW}</math> (Input High) 7.5 mW (Inputs Low)</p>	<p><b>MC707F 4-Input Gate</b> (medium-power)</p>  $8 = 2 + 3 + 4 + 7$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 30 \text{ mW}</math> (Input High) 7.5 mW (Inputs Low)</p>	<p><b>MC711F 4-Input Gate</b> (milliwatt)</p>  $7 = 1 + 2 + 4 + 6$ <p><math>t_{pd} = 60 \text{ ns}</math> <math>P_D = 8.0 \text{ mW}</math> (Input High) 5.5 mW (Inputs Low)</p>
<p><b>MC729F 5-Input Gate</b> (medium-power)</p>  $9 = 2 + 3 + 4 + 7 + 8$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 33 \text{ mW}</math> (Input High) 7.5 mW (Inputs Low)</p>	<p><b>MC728F 5-Input Gate</b> (milliwatt)</p>  $9 = 1 + 2 + 4 + 6 + 7$ <p><math>t_{pd} = 27 \text{ ns}</math> <math>P_D = 7.5 \text{ mW}</math> (Input High) 1.0 mW (Inputs Low)</p>	<p><b>MC714F Dual 2-Input Gate</b> (medium-power)</p>  $9 = 2 + 3$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 50 \text{ mW}</math> (Input High) 15 mW (Inputs Low)</p>
<p><b>MC710F Dual 2-Input Gate</b> (milliwatt)</p>  $9 = 1 + 2$ <p><math>t_{pd} = 27 \text{ ns}</math> <math>P_D = 10 \text{ mW}</math> (Input High) 2.5 mW (Inputs Low)</p>	<p><b>MC715F Dual 3-Input Gate</b> (medium-power)</p>  $4 = 1 + 2 + 3$ <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 55 \text{ mW}</math> (Input High) 15 mW (Inputs Low)</p>	<p><b>MC718F Dual 3-Input Gate</b> (milliwatt)</p>  $9 = 1 + 2 + 3$ <p><math>t_{pd} = 27 \text{ ns}</math> <math>P_D = 12 \text{ mW}</math> (Input High) 2.5 mW (Inputs Low)</p>

(continued)

# GATES (continued)

**MC725F Dual 4-Input Gate**  
(medium-power)




$$1 = 2 + 3 + 5 + 6$$

$t_{pd} = 12 \text{ ns}$

$P_D = 60 \text{ mW}$  (Input High)  
15 mW (Inputs Low)

**MC719F Dual 4-Input Gate**  
(milliwatt)




$$1 = 2 + 3 + 5 + 6$$

$t_{pd} = 27 \text{ ns}$

$P_D = 13 \text{ mW}$  (Input High)  
2.5 mW (Inputs Low)

**MC792F Triple 3-Input Gate**  
(medium-power)




$$6 = 3 + 4 + 5$$

$t_{pd} = 12 \text{ ns}$

$P_D = 82 \text{ mW}$  (Input High)  
24 mW (Inputs Low)

**MC793F Triple 3-Input Gate**  
(milliwatt)




$$12 = 1 + 2 + 13$$

$t_{pd} = 27 \text{ ns}$

$P_D = 18 \text{ mW}$  (Inputs High)  
3.5 mW (Inputs Low)

**MC724F Quad 2-Input Gate**  
(medium-power)




$$3 = 1 + 2$$

$t_{pd} = 12 \text{ ns}$

$P_D = 100 \text{ mW}$  (Input High)  
30 mW (Inputs Low)

**MC717F Quad 2-Input Gate**  
(milliwatt)




$$3 = 1 + 2$$

$t_{pd} = 27 \text{ ns}$

$P_D = 20 \text{ mW}$  (Input High)  
5.0 mW (Inputs Low)

**MC771F Quad Exclusive "OR" Gate**  
(medium-power)




$$3 = 1 \cdot 2 + \bar{1} \cdot 2$$

$t_{pd} = 12 \text{ ns}$

$P_D = 87 \text{ mW}$

## INVERTERS

**MC727F Quad Inverter**  
(medium-power)




$$9 = \bar{1}$$

$t_{pd} = 12 \text{ ns}$

$P_D = 87 \text{ mW}$  (Input High)  
30 mW (Inputs Low)

**MC789F Hex Inverter**  
(medium-power)




$$6 = \bar{1}$$


$t_{pd} = 12 \text{ ns}$

$P_D = 130 \text{ mW}$  (Input High)  
15 mW (Inputs Low)


## BUFFERS




## EXPANDERS




## FLIP-FLOPS

**MC720F J-K Flip-Flop**  
(milliwatt)

$t_{pd} = 50$  ns  
 $P_D = 20.5$  mW (Only Clock Input High)  
 14.5 mW (Inputs Low)

**MC722F J-K Flip-Flop**  
(milliwatt)

$t_{pd} = 70$  ns  
 $P_D = 24$  mW (Only Clock Input High)  
 20 mW (Inputs Low)

**MC726F J-K Flip-Flop**  
(medium-power)

$f_{Tog} = 4.0$  MHz  
 $t_{pd} = 35$  ns  
 $P_D = 100$  mW (Only Clock Input High)  
 86 mW (Inputs Low)


**J-K FLIP-FLOP TRUTH TABLES****DIRECT INPUT OPERATION ①**  
MC722 and MC726 only

$S_D$	$C_D$	O	$\bar{O}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0


**CLOCKED INPUT OPERATION ③**  
all types

$t_n$ ④	$t_{n+1}$ ④		
S	C	O	$\bar{O}$
1	1	$Q_n$ ⑤	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ⑤


1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

**MC723F J-K Flip-Flop**  
(medium-power)


$f_{Tog} = 4.0$  MHz  
 $t_{pd} = 35$  ns  
 $P_D = 91$  mW (Only Clock Input High)  
 79 mW (Inputs Low)

**MC776F Dual J-K Flip-Flop**  
(milliwatt)


$t_{pd} = 50$  ns  
 $f_{Tog} = 3.0$  MHz min  
 $P_D = 41$  mW (Only Clock Input High)  
 29 mW (Inputs Low)

**MC790F Dual J-K Flip-Flop**  
(medium-power)

$t_{pd} = 35$  ns  
 $f_{Tog} = 4.0$  MHz  
 $P_D = 182$  mW (Only Clock Input High)  
 158 mW (Inputs Low)

**MC791F Dual J-K Flip-Flop**  
(medium-power)

$t_{pd} = 40$  ns  
 $P_D = 190$  mW (Only Clock Input High)  
 160 mW (Inputs Low)

**MC713F Type D Flip-Flop**  
(milliwatt)

$t_{pd} = 75$  ns  
 $P_D = 24$  mW (Direct Set and Direct Clear Inputs Low, All other Inputs High)  
 17.5 mW (All Inputs Low)


**DIRECT INPUT OPERATION ①**

$S_D$	$C_D$	O	$\bar{O}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

**CLOCKED INPUT OPERATION ③**

$t_n$	$t_{n+1}$		
S	C	O	$\bar{O}$
1	1	0	1
0	0	1	0


1. Clock (T input) must be high.
  2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
  3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
- 0 = low state  
 1 = high state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse

**MC778F Dual Type D Flip-Flop**  
(milliwatt)


$t_{pd} = 60$  ns  
 $f_{Tog} = 1.0$  MHz  
 $P_D = 48$  mW (Direct Set and Direct Clear Inputs Low, All other Inputs High)  
 35 mW (All Inputs Low)

## HALF ADDERS


**MC708F Half-Adder**  
(milliwatt)



**MC712F Half-Adder**  
(milliwatt)




**MC704F Half-Adder**  
(medium-power)



IF:  $4 = \bar{2}$ , &  $7 = \bar{3}$   
 THEN:  $8 = 2 + 3$   
 $9 = 2 + 3 + \bar{2} + \bar{3}$

$t_{pd} = 14 \text{ ns}$   
 $P_D = 65 \text{ mW}$


**MC775F Dual Half-Adder**  
(medium-power)



$t_{pd} = 20 \text{ ns}$   
 $P_D = 120 \text{ mW}$

## FULL ADDER

**MC796F Dual Full Adder**




$t_{pd} = 60 \text{ ns}$   
 $P_D = 84 \text{ mW}$

TRUTH TABLE				
Input Logic Level	Output Logic Level			
A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## FULL SUBTRACTOR

**MC797F Dual Full Subtractor**




$t_{pd} = 60 \text{ ns}$   
 $P_D = 84 \text{ mW}$


TRUTH TABLE				
Input Logic Level	Output Logic Level			
X	Y	B <sub>i</sub>	D	B <sub>o</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

## HALF-SHIFT REGISTERS


**MC706F Half-Shift Register**  
(without inverter—medium-power)



**MC705F Half-Shift Register**  
(with inverter—medium-power)



**MC784F Dual Half-Shift Register**  
(without inverter—medium-power)



**MC783F Dual Half-Shift Register**  
(with inverter—medium-power)

